Comparison between the behaviour of punch-through and non-punch-through insulated gate bipolar transistors under high temperature reverse bias stress

被引：2

作者：

Maiga, CO ^{[1
]}

Toutah, H ^{[1
]}

Tala-Ighil, B ^{[1
]}

Boudart, B ^{[1
]}

机构：

[1] LUSAC, F-50130 Octeville, France

来源：

MICROELECTRONICS RELIABILITY | 2004年 / 44卷 / 9-11期

关键词：

D O I：

10.1016/j.microrel.2004.07.040

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The aim of this work is a comparative study of the High Temperature Reverse Bias (HTRB) stress effects on the Punch-Through (PT) and Non-Punch-Through (NPT) Insulated Gate Bipolar Transistors. The technological difference between these transistors is the N+ buffer layer, which is only built in the PT structure. These two different structures ofIGB transistors have practically the same electric parameters: V-CEmax=600V; I-CEmax = 16A for the PT-IGBT and V-CEmax=600V; I-CEmax. = 16A for the NPT one at 25degreesC. The electric stress has been achieved during 1200 hours at 140degreesC with 0.8V(CEmax). Collector - Emitter bias. The obtained results show the variation of the threshold voltage, the on-state voltage drop and switching parameters under HTRB stress effect. So, some interesting information concerning the ageing of these two types of IGBT under this stress effect have been highlighted. (C) 2004 Elsevier Ltd. All rights reserved.

引用

页码：1461 / 1465

页数：5

共 12 条

[1] Behaviour of punch-through and non-punch-through insulated gate bipolar transistors under high temperature gate bias stress
Maiga, CO
Tala-Ighil, B
Toutah, H
Boudart, B
Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 1035 - 1040
[2] Examination of punch-through insulated gate bipolar transistors under positive and negative gate bias stress
Maïga, CO
Tala-Ighil, B
Toutah, H
Boudart, B
ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 435 - 440
[3] COMPARISON OF THE PUNCH-THROUGH AND NON-PUNCH-THROUGH IGT STRUCTURES
YILMAZ, H
BENJAMIN, JL
DYER, RF
CHEN, LSS
VANDELL, WR
PIFER, GC
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1986, 22 (03) : 466 - 470
[4] Total ionising dose effects on punch-through insulated gate bipolar transistors turn-on switching behaviour
Tala-Ighil, B.
Oukaour, A.
Gualous, H.
Boudart, B.
Pouderoux, B.
Trolet, J-L.
Piccione, M.
MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 2010 - 2014
[5] A study of the internal device dynamics of punch-through and non-punch-through IGBTs under zero-current switching
Elasser, A
Parthasarathy, V
Torrey, DA
APEC '96 - ELEVENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITIONS, VOLS 1 & 2, CONFERENCE PROCEEDINGS, 1996, : 250 - 257
[6] Switching performances comparison of 1200V punch-through and non punch-through IGBTs under hard-switching at high temperature
Azzopardi, S
Jamet, C
Vinassa, JM
Zardini, C
PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 1201 - 1207
[7] Effects of gamma irradiation on the electrical characteristics of trench-gate non-punch-through insulated gate bipolar transistor
Baek, Hani
Yoon, Tae-Sik
Sun, Gwang Min
Shin, Chansun
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (06)
[8] Comprehensive investigations of high voltage non-punch-through double gate-injection enhanced gate transistor
Bai, YM
Huang, AQ
SOLID-STATE ELECTRONICS, 2000, 44 (10) : 1783 - 1787
[9] Trench Insulated Gate Bipolar Transistors submitted to High Temperature Bias stress
Maïga, CO
Toutah, H
Tala-Ighil, B
Boudart, B
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1728 - 1731
[10] Experimental demonstration of a 1.2kV trench clustered insulated gate bipolar transistor in non punch through technology
Vershinin, K.
Sweet, M.
Ngwendson, L.
Thomson, Jim
Waind, P.
Bruce, J.
Narayanan, E. M. Sankara
PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 185 - +

← 1 2 →