Positive-Bias Stress Test on Amorphous In-Ga-Zn-O Thin Film Transistor: Annealing-Temperature Dependence

被引:18
|
作者
Domen, Kay [1 ]
Miyase, Takaya [1 ]
Abe, Katsumi [1 ]
Hosono, Hideo [1 ,2 ]
Kamiya, Toshio [1 ]
机构
[1] Tokyo Inst Technol, Mat & Struct Lab, Midori Ku, Yokohama, Kanagawa 2268503, Japan
[2] Tokyo Inst Technol, Frontier Res Ctr, Midori Ku, Yokohama, Kanagawa 2268503, Japan
来源
JOURNAL OF DISPLAY TECHNOLOGY | 2014年 / 10卷 / 11期
基金
日本学术振兴会;
关键词
Amorphous In-Ga-Zn-O (a-IGZO); degradation; dry annealing; stress test; thermal desorption spectroscopy (TDS); thin-film transistor (TFT); wet annealing;
D O I
10.1109/JDT.2014.2350518
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We performed constant positive gate bias stress tests on sputter-deposited amorphous In-Ga-Zn-O (a-IGZO) thin-film transistors (TFTs) fabricated with various annealing conditions. We found that the time evolution of threshold voltage shift (Delta V-th) during the stress test exhibits two different behaviors; a power function type and a logarithmic function type. Combining with thermal desorption spectroscopy (TDS), we found that the Delta V-th type changes fromthe log-function type to the power-function type as H desorption increases. The power-function type is attributed to a H-diffusion limited process. As for the log-function type, the magnitude of Delta V-th has correlation with the hysteresis width in a first transfer curve and the desorption amount of H2O and O-2 species between 200 degrees C-300 degrees C. Hence, it is considered that the traps causing the log-function type Delta V-th are meta-stable states related to O- and/or OH-related weak bonds.
引用
收藏
页码:975 / 978
页数:4
相关论文
共 50 条
  • [31] Improved high voltage operation of amorphous In-Ga-Zn-O thin film transistor by carrier density enhancement
    Ju, Hyoungbeen
    Bang, Jiyoung
    Sun, Hyeonjeong
    Lee, Yeonghun
    Kim, Sangduk
    Choi, Seungmin
    Noh, Youngsoo
    Kim, Hyo Won
    Choi, Eunsuk
    Jeong, Jae Kyeong
    Lee, Seung-Beck
    NANOTECHNOLOGY, 2024, 35 (34)
  • [32] The Current Behaviors of the Amorphous In-Ga-Zn-O Thin-Film Transistor Under Varying Illumination Conditions
    Tai, Ya-Hsiang
    Chang, Chun-Yi
    Chen, Ya-Wei
    JOURNAL OF DISPLAY TECHNOLOGY, 2016, 12 (04): : 351 - 356
  • [33] Temperature Dependence of Transistor Characteristics and Electronic Structure for Amorphous In-Ga-Zn-Oxide Thin Film Transistor
    Godo, Hiromichi
    Kawae, Daisuke
    Yoshitomi, Shuhei
    Sasaki, Toshinari
    Ito, Shunichi
    Ohara, Hiroki
    Kishida, Hideyuki
    Takahashi, Masahiro
    Miyanaga, Akiharu
    Yamazaki, Shunpei
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
  • [34] Oxygen Dispersive Diffusion Induced Bias Stress Instability in Thin Active Layer Amorphous In-Ga-Zn-O Thin-Film Transistors
    Jeong, Jaewook
    Lee, Gwang Jun
    Kim, Joonwoo
    Kim, Junghye
    Choi, Byeongdae
    APPLIED PHYSICS EXPRESS, 2013, 6 (03)
  • [35] Present status of amorphous In-Ga-Zn-O thin-film transistors
    Kamiya, Toshio
    Nomura, Kenji
    Hosono, Hideo
    SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2010, 11 (04)
  • [36] Effects of thermal annealing on elimination of deep defects in amorphous In-Ga-Zn-O thin-film transistors
    Tang, Haochun
    Ide, Keisuke
    Hiramatsu, Hidenori
    Ueda, Shigenori
    Ohashi, Naoki
    Kumomi, Hideya
    Hosono, Hideo
    Kamiya, Toshio
    THIN SOLID FILMS, 2016, 614 : 73 - 78
  • [37] Impact of Annealing Temperature on Atomic Layer Deposited In-Ga-Zn-O Thin-Film Transistors
    Jeong, Hyun-Jun
    Kim, Yoon-Seo
    Jeong, Seok-Goo
    Park, Jin-Seong
    ACS APPLIED ELECTRONIC MATERIALS, 2022, 4 (03) : 1343 - 1350
  • [38] Surface potential study of amorphous In-Ga-Zn-O thin film transistors
    Chen, C.
    Kanicki, J.
    JOURNAL OF APPLIED PHYSICS, 2010, 108 (11)
  • [39] Characteristics of amorphous In-Ga-Zn-O thin-film-transistors with channel layer deposited by bias sputtering
    Zhang, Man
    Xiao, Xiang
    Ju, Xin
    Zhang, Xiaodong
    Zhang, Shengdong
    2016 23RD INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD), 2016, : 127 - 130
  • [40] Suppression of positive gate bias temperature stress and negative gate bias illumination stress induced degradations by fluorine-passivated In-Ga-Zn-O thin-film transistors
    20154801615135
    (1) Department of Environmental Science and Engineering, Kochi University of Technology, 185 Miyanokuchi, Tosayamada-cho, Kami, Kochi; 782-8502, Japan; (2) Center for Nanotechnology, Research Institute, Kochi University of Technology, 185 Miyanokuchi, Tosayamada-cho, Kami, Kochi; 782-8502, Japan; (3) Information Science and Engineering, Shenyang University of Technology, Economic and Technological Development Zone, Shenyang University of Technology, Shenyang; 110870, China, 1600, et al.; The Chemical Society of Japan; The Institute of Electrical Engineers of Japan; The Institute of Electronics, Information and Communication Engineers; The Institute of Image Information and Television Engineers; The Japan Society of Applied Physics (Institute of Electrical and Electronics Engineers Inc., United States):