共 50 条
- [32] High performance SRAMs IN 1.5 V, 0.18μm partially depleted SOI technology 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 77
- [33] Scalability of partially depleted SOI technology for sub-0.25μm logic applications INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 591 - 594
- [34] Overview of Fully Depleted SOI Technology and Circuit Benefits MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 41 - 48
- [35] A 2.0V, 0.35μm partially depleted SOI-CMOS technology INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 583 - 586
- [36] SRAM Design in Fully-Depleted SOI Technology 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1707 - 1710
- [37] Systematic evaluation of SOI Buried Oxide Reliability for Partially Depleted and Fully Depleted applications 2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
- [39] Performance of a low power fully-depleted deep submicron SOI technology and its extension to 0.15 mu m 1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 102 - 103