Low frequency noise in 0. 12 μm partially and fully depleted SOI technology

被引:14
|
作者
Dieudonné, F [1 ]
Haendler, S [1 ]
Jomaah, J [1 ]
Balestra, F [1 ]
机构
[1] IMEP, ENSERG, F-38016 Grenoble 1, France
关键词
D O I
10.1016/S0026-2714(02)00279-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low frequency noise characterization of 0.12 mum silicon-on-insulator (SOI) CMOS technology is for the first time performed for partially and fully depleted N-MOSFETs. Static performances of the experimental devices are first presented, then we address the drain current fluctuations in both linear and saturation regimes. Taking into consideration the usually admitted 1/f noise models in MOS devices and their applicability in our case, we point out an enhancement of the extracted trap densities for both architectures compared to previously obtained results in 0.25 mum SOI CMOS technology. As regards drain current spectral densities in saturation mode, we notice some peculiarities occurring for the Kink-related excess noise. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:243 / 248
页数:6
相关论文
共 50 条
  • [31] EOS/ESD reliability of partially depleted SOI technology
    Raha, P
    Díaz, C
    Rosenbaum, E
    Cao, M
    VandeVoorde, P
    Greene, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (02) : 429 - 431
  • [32] High performance SRAMs IN 1.5 V, 0.18μm partially depleted SOI technology
    Joshi, RV
    Pellela, A
    Wagner, O
    Chan, YH
    Dachtera, W
    Wilson, S
    Kowalczyk, SP
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 77
  • [33] Scalability of partially depleted SOI technology for sub-0.25μm logic applications
    Chau, R
    Arghavani, R
    Alavi, M
    Douglas, D
    Greason, J
    Green, R
    Tyagi, S
    Xu, J
    Packan, P
    Yu, S
    Liang, CL
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 591 - 594
  • [34] Overview of Fully Depleted SOI Technology and Circuit Benefits
    Mazure, Carlos
    Nguyen, Bich-Yen
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 41 - 48
  • [35] A 2.0V, 0.35μm partially depleted SOI-CMOS technology
    Mistry, K
    Grula, G
    Sleight, J
    Bair, L
    Stephany, R
    Flatley, R
    Skerry, P
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 583 - 586
  • [36] SRAM Design in Fully-Depleted SOI Technology
    Nikolic, Borivoje
    Shin, Changhwan
    Cho, Min Hee
    Sun, Xin
    Liu, Tsu-Jae King
    Nguyen, Bich-Yen
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1707 - 1710
  • [37] Systematic evaluation of SOI Buried Oxide Reliability for Partially Depleted and Fully Depleted applications
    Schwarzenbach, W.
    Malaquin, C.
    Allibert, F.
    Besnard, G.
    Nguyen, B. -Y.
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [38] SIMULATION OF THE TRANSIENT CHARACTERISTICS OF PARTIALLY-DEPLETED AND FULLY-DEPLETED SOI MOSFETS
    TAI, GC
    KORMAN, CE
    MAYERGOYZ, ID
    SOLID-STATE ELECTRONICS, 1994, 37 (07) : 1387 - 1394
  • [39] Performance of a low power fully-depleted deep submicron SOI technology and its extension to 0.15 mu m
    Burns, JA
    Keast, CL
    Knecht, JM
    Kunz, RR
    Palmateer, SC
    Cann, S
    Soares, A
    Shaver, DC
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 102 - 103
  • [40] Performance enhancement of partially and fully depleted strained-SOI MOSFETs
    Numata, T
    Irisawa, T
    Tezuka, T
    Koga, J
    Hirashita, N
    Usuda, K
    Toyoda, E
    Miyamura, Y
    Tanabe, A
    Sugiyama, N
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1030 - 1038