Design a PLL for a specific loop bandwidth

被引：0
|
作者：
Holladay, K
机构：
来源：
EDN | 2000年 / 45卷 / 21期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：173 / +
页数：3
相关论文
共 50 条
  • [31] Bandwidth Compensation Technique for Digital PLL
    Joshi, Archit
    Midha, Gagan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (11) : 1044 - 1048
  • [32] Design and performance analysis of a noncoherent code tracking loop with variable loop bandwidth
    Yang, YS
    Lee, SH
    Yoon, SS
    Park, HR
    PIMRC 2003: 14TH IEEE 2003 INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS PROCEEDINGS, VOLS 1-3 2003, 2003, : 1380 - 1384
  • [33] A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers
    Tang, NW
    Ismail, M
    Bibyk, S
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 787 - 790
  • [34] Design of low jitter adaptive-bandwidth charge pump PLL with passive filter
    Ying, Song
    Yuan, Wang
    Song, Jia
    Zhao Baoying
    Ji Lijin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 319 - 322
  • [35] A low-noise fast-settling PLL with extended loop bandwidth enhancement by new adaptation technique
    Tang, YW
    Zhou, YJ
    Bibyk, S
    Ismail, M
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 93 - 97
  • [36] LMI Method to Design and Optimize FIR Loop Filters in Fixed WiMAX PLL
    El-Khozondar, Hala J.
    ELaydi, Hatem
    El-Batta, Fady
    CONTROL ENGINEERING AND APPLIED INFORMATICS, 2011, 13 (04): : 93 - 98
  • [37] A constant loop bandwidth in delta sigma fractional-N PLL frequency synthesizer with phase noise cancellation
    Hati, Manas Kumar
    Bhattacharyya, Tarun Kanti
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 175 - 188
  • [38] A low-noise phase-locked loop design by loop bandwidth optimization
    Lim, K
    Park, CH
    Kim, DS
    Kim, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) : 807 - 815
  • [39] The Impact of PLL Loop Bandwidth on Frequency Synthesizer's Performances for LTE/LTE-Advanced Mobile Communications
    Zakia, Berber
    Samir, Kameche
    2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 204 - +
  • [40] A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration
    Lu, Yong-Ru
    Liu, Shen-Iuan
    Yang, Yu-Che
    Kang, Han-Chang
    Chen, Chih-Lung
    Chan, Ka-Un
    Lin, Ying-Hsi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) : 873 - 877
12345