Design a PLL for a specific loop bandwidth

被引:0
|
作者
Holladay, K
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:173 / +
页数:3
相关论文
共 50 条
  • [1] Optimal loop bandwidth design for low noise PLL applications
    KAIST, Taejon, Korea, Republic of
    IEICE Trans Fund Electron Commun Comput Sci, 10 (1979-1985):
  • [2] Optimal loop bandwidth design for low noise PLL applications
    Lim, K
    Choi, SH
    Kim, B
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10) : 1979 - 1985
  • [3] Optimal loop bandwidth design for low noise PLL applications
    Lim, K
    Choi, S
    Kim, B
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 425 - 428
  • [4] A low-noise PLL design achieved by optimizing the loop bandwidth
    Bai Chuang
    Zhao Zhenyu
    Zhang Minxuan
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (08)
  • [5] A low-noise PLL design achieved by optimizing the loop bandwidth附视频
    白创
    赵振宇
    张民选
    半导体学报, 2009, (08) : 156 - 159
  • [6] ΔΣ PLL transmitter with a loop-bandwidth calibration system
    Akamine, Yukinori
    Kawabe, Manabu
    Hori, Kazuyuki
    Okazaki, Takao
    Kasahara, Masumi
    Tanaka, Satoshi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) : 497 - 506
  • [7] Reducing the PLL noise bandwidth by a digital split-loop
    Gustrau, J
    Hoffmann, MH
    IEEE COMMUNICATIONS LETTERS, 1999, 3 (04) : 111 - 112
  • [8] A Type-I PLL With Foreground Loop Bandwidth Calibration
    Chou, Ming-Han
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (04) : 1103 - 1107
  • [9] PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio
    Woo, YS
    Jang, YM
    Sung, MY
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (01) : 43 - 55
  • [10] Design loop filters for PLL frequency synthesizers
    Holladay, K
    Burman, D
    MICROWAVES & RF, 1999, 38 (09) : 98 - +