Band edge n-MOSFETs with high-k/metal gate stacks scaled to EOT=0.9nm with excellent carrier mobility and high temperature stability

被引:0
|
作者
Kirsch, P. D. [1 ]
Quevedo-Lopez, M. A. [2 ]
Krishnan, S. A. [4 ]
Krug, C. [4 ]
AlShareef, H. [2 ]
Park, C. S. [4 ]
Harris, R. [3 ]
Moumen, N.
Neugroschel, A. [4 ]
Bersuker, G. [4 ]
Lee, B. H. [1 ]
Wang, J. G. [5 ]
Pant, G. [5 ]
Gnade, B. E. [5 ]
Kim, M. J. [5 ]
Wallace, R. M. [5 ]
Jur, J. S. [6 ]
Lichtenwalner, D. J. [6 ]
Kingon, A. I. [6 ]
Jammy, R. [1 ]
机构
[1] IBM Corp, Armonk, NY 10504 USA
[2] Texas Instruments Inc, Dallas, TX 75265 USA
[3] AMD, Sunnyvale, CA USA
[4] SEMATECH, Austin, TX 78741 USA
[5] Univ Texas Dallas, Mat Sci & Engn, Richardson, TX 75083 USA
[6] N Carolina State Univ, Mat Sci & Engn, Raleigh, NC 27695 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate, for the first time, a HfLaSiON/metal gate stack that concurrently achieves the following: low threshold voltage (V-T=0.33V), low equivalent oxide thickness (EOT=0.91nm) (T-inv,,=1.3nm) and 83% SiO2 mobility. Key enablers of this result are 1) La doped HfSiON for n-FET V-T tuning 2) HfO2:SiO2 alloy ratio with 10% SiO2 suppressing crystallization up to 1070 degrees C, 3) interlayer SiO2 (IL) to reduced bias temperature instability (BTI) and 4) plasma nitridation (N*)/post nitridation anneal (PNA) sequence for EOT scaling. This work advances high-k/band edge metal gate (MG) efforts by showing scalability of HfLaSiON to EOT=0.91nm without mobility or BTI trade-off, while matching the VT of a SiO2/n-PoIySi control.
引用
收藏
页码:370 / +
页数:3
相关论文
共 50 条
  • [1] Gate first band edge high-k/metal stacks with EOT=0.74nm for 22nm node nFETs
    Huang, J.
    Kirsch, P. D.
    Hussain, M.
    Heh, D.
    Sivasubramani, P.
    Young, C.
    Gilmer, D. C.
    Park, C. S.
    Tan, Y. N.
    Park, C.
    Harris, H. R.
    Majhi, P.
    Bersuker, G.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 152 - +
  • [2] Mobility enhancement by integration of TmSiO IL in 0.65nm EOT high-k/metal gate MOSFETs
    Litta, Eugenio Dentoni
    Hellstrom, Per-Erik
    Ostling, Mikael
    2013 PROCEEDINGS OF THE EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2013, : 155 - 158
  • [3] Charge trapping induced frequency-dependence degradation in n-MOSFETs with high-k/metal gate stacks
    Dai, Chih-Hao
    Chang, Ting-Chang
    Chu, Ann-Kuo
    Kuo, Yuan-Jui
    Hung, Ya-Chi
    Lo, Wen-Hung
    Ho, Szu-Han
    Chen, Ching-En
    Shih, Jou-Miao
    Chung, Wan-Lin
    Chen, Hua-Mao
    Dai, Bai-Shan
    Tsai, Tsung-Ming
    Xia, Guangrui
    Cheng, Osbert
    Huang, Cheng Tung
    THIN SOLID FILMS, 2011, 520 (05) : 1511 - 1515
  • [4] Sub-1nm EOT scaling for high-k/metal-gate stacks
    Heyns, M
    Schram, T
    Ragnarsson, LÅ
    De Gendt, S
    Kerber, A
    SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
  • [5] Carrier scattering in high-k/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)
  • [6] Aggressively scaled high-k gate dielectric with excellent performance and high temperature stability for 32nm and beyond
    Sivasubramani, P.
    Kirsch, P. D.
    Huang, J.
    Park, C.
    Tan, Y. N.
    Gilmer, D. C.
    Young, C.
    Freeman, K.
    Hussain, M. M.
    Harris, R.
    Song, S. C.
    Heh, D.
    Choi, R.
    Majhi, P.
    Bersuker, G.
    Lysaght, P.
    Lee, B. H.
    Tseng, H. -H.
    Jur, J. S.
    Lichtenwalner, D. J.
    Kingon, A. I.
    Jammy, R.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 543 - +
  • [7] Recent advances and current challenges in the search for high mobility band-edge high-k/metal gate stacks
    Narayanan, V.
    Paruchuri, V. K.
    Cartier, E.
    Linder, B. P.
    Bojarczuk, N.
    Guha, S.
    Brown, S. L.
    Wang, Y.
    Copel, M.
    Chen, T. C.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 1853 - 1856
  • [8] Low-Temperature Microwave Annealing for MOSFETs With High-k/Metal Gate Stacks
    Lee, Yao-Jen
    Tsai, Bo-An
    Lai, Chiung-Hui
    Chen, Zheng-Yao
    Hsueh, Fu-Kuo
    Sung, Po-Jung
    Current, Michael I.
    Luo, Chih-Wei
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1286 - 1288
  • [9] Inversion mobility and gate leakage in high-k/metal gate MOSFETs
    Kotlyar, R
    Giles, MD
    Matagne, P
    Obradovic, B
    Shrifen, L
    Stettler, M
    Wang, E
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 391 - 394
  • [10] Enhanced degradation of n-MOSFETs with high-k/metal gate stacks under channel hot-carrier/gate-induced drain leakage alternating stress
    Kim, Dongwoo
    Lee, Seonhaeng
    Kim, Cheolgyu
    Lee, Chiho
    Park, Jeongsoo
    Kang, Bongkoo
    MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1901 - 1904