Band edge n-MOSFETs with high-k/metal gate stacks scaled to EOT=0.9nm with excellent carrier mobility and high temperature stability

被引:0
|
作者
Kirsch, P. D. [1 ]
Quevedo-Lopez, M. A. [2 ]
Krishnan, S. A. [4 ]
Krug, C. [4 ]
AlShareef, H. [2 ]
Park, C. S. [4 ]
Harris, R. [3 ]
Moumen, N.
Neugroschel, A. [4 ]
Bersuker, G. [4 ]
Lee, B. H. [1 ]
Wang, J. G. [5 ]
Pant, G. [5 ]
Gnade, B. E. [5 ]
Kim, M. J. [5 ]
Wallace, R. M. [5 ]
Jur, J. S. [6 ]
Lichtenwalner, D. J. [6 ]
Kingon, A. I. [6 ]
Jammy, R. [1 ]
机构
[1] IBM Corp, Armonk, NY 10504 USA
[2] Texas Instruments Inc, Dallas, TX 75265 USA
[3] AMD, Sunnyvale, CA USA
[4] SEMATECH, Austin, TX 78741 USA
[5] Univ Texas Dallas, Mat Sci & Engn, Richardson, TX 75083 USA
[6] N Carolina State Univ, Mat Sci & Engn, Raleigh, NC 27695 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate, for the first time, a HfLaSiON/metal gate stack that concurrently achieves the following: low threshold voltage (V-T=0.33V), low equivalent oxide thickness (EOT=0.91nm) (T-inv,,=1.3nm) and 83% SiO2 mobility. Key enablers of this result are 1) La doped HfSiON for n-FET V-T tuning 2) HfO2:SiO2 alloy ratio with 10% SiO2 suppressing crystallization up to 1070 degrees C, 3) interlayer SiO2 (IL) to reduced bias temperature instability (BTI) and 4) plasma nitridation (N*)/post nitridation anneal (PNA) sequence for EOT scaling. This work advances high-k/band edge metal gate (MG) efforts by showing scalability of HfLaSiON to EOT=0.91nm without mobility or BTI trade-off, while matching the VT of a SiO2/n-PoIySi control.
引用
收藏
页码:370 / +
页数:3
相关论文
共 50 条
  • [31] The Impact of Different TiN Capping Metal Thicknesses on High-k Oxygen Vacancies in n-MOSFETs
    Liao, Jih-Chien
    Chang, Ting-Chang
    Syong, Wei-Ren
    Lu, Ying-Hsin
    Liu, Hsi-Wen
    Lin, Chien-Yu
    Ciou, Fong-Min
    Lin, Yu-Shan
    Lien, Chen-Hsin
    Cheng, Osbert
    Huang, Cheng-Tung
    Yen, Wei-Ting
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (04) : 799 - 801
  • [32] Guidelines to improve mobility performances and BTI reliability of advanced High-K/Metal gate stacks
    Garros, X.
    Casse, M.
    Reimbold, G.
    Martin, F.
    Leroux, C.
    Fanton, A.
    Renault, O.
    Cosnier, V.
    Boulanger, F.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 55 - +
  • [33] Interfacial layer optimization of high-k/metal gate stacks for low temperature processing
    Linder, Barry P.
    Narayanan, Vijay
    Cartier, Eduard A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1632 - 1634
  • [34] Optimum source/drain overlap design for 16 nm high-k/metal gate MOSFETs
    Jang, Junyong
    Lim, Towoo
    Kim, Youngmin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
  • [35] Flat-band voltage shift in metal-gate/high-k/Si stacks
    黄安平
    郑晓虎
    肖志松
    杨智超
    王玫
    朱剑豪
    杨晓东
    Chinese Physics B, 2011, 20 (09) : 389 - 399
  • [36] Strained Si and Ge MOSFETs with high-K/metal gate stack for high mobility dual channel CMOS
    Weber, O
    Bogumilowicz, Y
    Ernst, T
    Hartmann, JM
    Ducroquet, F
    Andrieu, F
    Dupré, C
    Clavelier, L
    Le Royer, C
    Cherkashin, N
    Hytch, M
    Rouchon, D
    Dansas, H
    Papon, AM
    Carron, V
    Tabone, C
    Deleonibus, S
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 143 - 146
  • [37] Towards a better EOT -: Mobility trade-off in high-k oxide/metal gate CMOS devices
    Müller, M
    Duguay, S
    Guillaumot, B
    Garros, X
    Leroux, C
    Tavel, B
    Martin, F
    Rivoire, M
    Delille, D
    Boeuf, F
    Deleonibus, S
    Skotnicki, T
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 367 - 370
  • [38] Flat-band voltage shift in metal-gate/high-k/Si stacks
    Huang An-Ping
    Zheng Xiao-Hu
    Xiao Zhi-Song
    Yang Zhi-Chao
    Wang Mei
    Chu, Paul K.
    Yang Xiao-Dong
    CHINESE PHYSICS B, 2011, 20 (09)
  • [39] Comprehensive study and design of scaled metal/high-k/Ge gate stacks with ultrathin aluminum oxide interlayers
    Asahara, Ryohei
    Hideshima, Iori
    Oka, Hiroshi
    Minoura, Yuya
    Ogawa, Shingo
    Yoshigoe, Akitaka
    Teraoka, Yuden
    Hosoi, Takuji
    Shimura, Takayoshi
    Watanabe, Heiji
    APPLIED PHYSICS LETTERS, 2015, 106 (23)
  • [40] Intrinsic Hot-Carrier Degradation of nMOSFETs by Decoupling PBTI Component in 28nm High-K/Metal Gate Stacks
    Hsu, Nathan Hui-Hsin
    You, Jian-Wen
    Ma, Huan-Chi
    Lee, Shih-Ching
    Chen, Eliot
    Huang, L. S.
    Cheng, Yao-Chin
    Cheng, Osbert
    Chen, I. C.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,