A Comprehensive System-on-Chip Logic Diagnosis

被引:4
|
作者
Benabboud, Y. [1 ]
Bosio, A. [1 ]
Dilillo, L. [1 ]
Girard, P. [1 ]
Pravossoudovitch, S. [1 ]
Virazel, A. [1 ]
Riewer, O. [2 ]
机构
[1] Univ Montpellier 2, CNRS, LIRMM, 161 Rue Ada, F-34392 Montpellier, France
[2] STMicroelectronics, F-38920 Crolles, France
关键词
Logic Diagnosis; SoC; Fault Modeling; FAULT-DIAGNOSIS; ARBITRARY DEFECTS; TOOL;
D O I
10.1109/ATS.2010.49
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper addresses the problem of logic diagnosis of System-on-Chip (SoC). We propose a diagnosis approach based on a matching algorithm between a set of predicted failures and the set of failures observed during the test phase. The result of the diagnosis is a ranked list of suspected nets able to explain the observed failures. Experimental results show the diagnosis accuracy of the proposed approach in terms of absolute number of suspects. Moreover, a comparison with an industrial reference tool highlights the reliability of our approach.
引用
收藏
页码:237 / 242
页数:6
相关论文
共 50 条
  • [21] A new on-chip interconnection network for System-on-Chip
    Liu Youyao
    Han Jungang
    Du Huimin
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 532 - +
  • [22] Imaging system-on-chip: Design and applications
    El Gamal, A
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
  • [23] A novel speech recognition system-on-chip
    Yang, Haijie
    Yao, Jing
    Liu, Jia
    2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 764 - 768
  • [24] Hardening Architectures for Multiprocessor System-on-Chip
    Aviles, Pablo M.
    Garcia-Astudillo, Luis A.
    Entrena, Luis
    Garcia-Valderas, Mario
    Martin-Holgado, Pedro
    Morilla, Yolanda
    Lindoso, Almudena
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1887 - 1895
  • [25] Asynchronous techniques for system-on-chip design
    Martin, Alain J.
    Nystroem, Mika
    PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1089 - 1120
  • [26] Multiprocessor system-on-chip (MPSoC) technology
    Wolf, Wayne
    Jerraya, Ahmed Amine
    Martin, Grant
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1701 - 1713
  • [27] Retiming for wire pipelining in system-on-chip
    Zhou, H
    Lin, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (09) : 1338 - 1345
  • [28] SoCDAL: System-on-chip design accelerator
    Ahn, Yongjin
    Han, Keesung
    Lee, Ganghee
    Song, Hyunjik
    Yoo, Junhee
    Choi, Kiyoung
    Feng, Xingguang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [29] System-on-Chip implementation of signal processors
    Swartzlander, EE
    SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 26 - 28
  • [30] HIBI Communication Network for System-on-Chip
    Erno Salminen
    Tero Kangas
    Timo D. Hämäläinen
    Jouni Riihimäki
    Vesa Lahtinen
    Kimmo Kuusilinna
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 185 - 205