A Comprehensive System-on-Chip Logic Diagnosis

被引：4

作者：

Benabboud, Y. ^{[1
]}

Bosio, A. ^{[1
]}

Dilillo, L. ^{[1
]}

Girard, P. ^{[1
]}

Pravossoudovitch, S. ^{[1
]}

Virazel, A. ^{[1
]}

Riewer, O. ^{[2
]}

机构：

[1] Univ Montpellier 2, CNRS, LIRMM, 161 Rue Ada, F-34392 Montpellier, France

[2] STMicroelectronics, F-38920 Crolles, France

来源：

2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010) | 2010年

关键词：

Logic Diagnosis; SoC; Fault Modeling; FAULT-DIAGNOSIS; ARBITRARY DEFECTS; TOOL;

D O I：

10.1109/ATS.2010.49

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper addresses the problem of logic diagnosis of System-on-Chip (SoC). We propose a diagnosis approach based on a matching algorithm between a set of predicted failures and the set of failures observed during the test phase. The result of the diagnosis is a ranked list of suspected nets able to explain the observed failures. Experimental results show the diagnosis accuracy of the proposed approach in terms of absolute number of suspects. Moreover, a comparison with an industrial reference tool highlights the reliability of our approach.

引用

页码：237 / 242

页数：6

共 50 条

[1] A Case Study on Logic Diagnosis for System-on-Chip
Benabboud, Y.
Bosio, A.
Girard, P.
Pravossoudovitch, S.
Virazel, A.
Bouzaida, L.
Izaute, I.
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 253 - +
[2] A Diagnosis Method For System-On-Chip
Benabboud, Y.
Bosio, A.
Riewer, O.
PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 276 - +
[3] On-chip bist-based diagnosis of embedded programmable logic cores in system-on-chip devices
Stroud, C
Garimella, S
Sunwoo, J
PROCEEDINGS OF THE ISCA 20TH INTERNATIONAL CONFERENCE ON COMPUTERS AND THEIR APPLICATIONS, 2005, : 308 - 313
[4] Sequential synthesizable embedded programmable logic cores for system-on-chip
Yan, A
Wilton, SJE
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 435 - 438
[5] Logic analysers for real-time debugging of "system-on-chip" devices
Lawday, G
Ireland, D
ELECTRONIC ENGINEERING, 2001, 73 (888): : 43 - +
[6] Logic analyzers for real-time debugging of `system-on-chip' devices
Lawday, Geoff
Ireland, Dave
Electronic Engineering (London), 2001, 73 (888):
[7] System-on-chip choices
Tran, T
Frantz, G
Peng, C
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 259 - 260
[8] Towards Improvement of Mission Mode Failure Diagnosis for System-on-Chip
Mhamdi, S.
Virazel, A.
Girard, P.
Bosio, A.
Auvray, E.
Faehn, E.
Ladhar, A.
2019 IEEE 25TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2019), 2019, : 21 - 26
[9] Compensation System for RF System-on-Chip
Kim, Sung-Woo
Ryu, Jee-Youl
Lim, Jae-Hwan
Park, Seung-Hun
Lee, Jung-Hoon
Yoon, Min
FUTURE INFORMATION TECHNOLOGY, PT 1, 2011, 184 : 293 - +
[10] Communication architectures for System-on-Chip
Kreutz, ME
Carro, L
Zeferino, CA
Susin, AA
14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 14 - 19

← 1 2 3 4 5 →