共 50 条
- [1] Optimized data-reuse in processor arrays 15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 315 - 325
- [2] DATA ROUTING AND TRANSPOSITIONS IN PROCESSOR ARRAYS. ICL technical journal, 1980, 2 (02): : 191 - 206
- [3] DESIGN OF A SPATIAL DATA TRANSFER PROCESSOR CARTOGRAPHY AND GEOGRAPHIC INFORMATION SYSTEMS, 1992, 19 (05): : 311 - 314
- [4] Orchestrating Data Transfer for the Cell/BE Processor ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 289 - +
- [6] Optimizing data scheduling on processor-in-memory arrays FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 57 - 61
- [9] Determination of processor allocation in the design of processor arrays Microprocessors Microsyst, 3-4 (149-155):
- [10] Determination of the processor functionality in the design of processor arrays IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 199 - 208