Localization of data transfer in processor arrays

被引:0
|
作者
Fimmel, D [1 ]
Merker, R [1 ]
机构
[1] Tech Univ Dresden, Dept Elect Engn, Dresden, Germany
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present an approach to localize the data transfer in processor arrays. Our aim is to select channels between processors of the processor array performing the data transfers. Channels can be varying with respect to the bandwidth and to the communication delay and can be bidirectional. Our objective is to minimize the implementation cost of the channels while satisfying the data dependencies. The presented approach also applies to the problem of localizing data dependencies for a given interconnection topology. The formulation of our method as an integer linear program allows its use for automatic parallelization.
引用
收藏
页码:401 / 408
页数:8
相关论文
共 50 条
  • [1] Optimized data-reuse in processor arrays
    Siegel, S
    Merker, R
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 315 - 325
  • [2] DATA ROUTING AND TRANSPOSITIONS IN PROCESSOR ARRAYS.
    Jesshope, C.R.
    ICL technical journal, 1980, 2 (02): : 191 - 206
  • [3] DESIGN OF A SPATIAL DATA TRANSFER PROCESSOR
    ALTHEIDE, P
    CARTOGRAPHY AND GEOGRAPHIC INFORMATION SYSTEMS, 1992, 19 (05): : 311 - 314
  • [4] Orchestrating Data Transfer for the Cell/BE Processor
    Chen, Tong
    Lin, Haibo
    Zhang, Tao
    O'Brien, Kathryn M.
    O'Brien, John Kevin
    ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 289 - +
  • [5] THE CONCEPT AND IMPLEMENTATION OF DATA-DRIVEN PROCESSOR ARRAYS
    KOREN, I
    PELED, I
    COMPUTER, 1987, 20 (07) : 102 - 103
  • [6] Optimizing data scheduling on processor-in-memory arrays
    Tian, Y
    Sha, EHM
    Chantrapornchai, C
    Kogge, PM
    FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 57 - 61
  • [7] POLYMORPHIC PROCESSOR ARRAYS
    MARESCA, M
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (05) : 490 - 506
  • [8] Determination of processor allocation in the design of processor arrays
    Fimmel, D
    Merker, R
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (3-4) : 149 - 155
  • [9] Determination of processor allocation in the design of processor arrays
    Dresden Univ of Technology, Dresden, Germany
    Microprocessors Microsyst, 3-4 (149-155):
  • [10] Determination of the processor functionality in the design of processor arrays
    Fimmel, D
    Merker, R
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 199 - 208