共 50 条
- [1] RF SOI CMOS Technology on 1st and 2nd Generation Trap-Rich High Resistivity SOI Wafers [J]. 2016 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2016), 2016, : 159 - 161
- [5] Unusual C-V Characteristics of High-Resistivity SOI Wafers [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) : 1659 - 1661
- [7] RF SOI CMOS Technology on Commercial Trap-Rich High Resistivity SOI Wafer [J]. IEEE INTERNATIONAL SOI CONFERENCE, 2012,
- [8] Temperature dependence of RF losses in high-resistivity SOI substrates [J]. SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES OPERATING IN A HARSH ENVIRONMENT, 2005, 185 : 191 - 196
- [9] High Resistivity SOI wafer for mainstream RF System-on-Chip [J]. 2015 IEEE 15TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2015, : 33 - 36