Automatic Generation System for Multiple-Valued Galois-Field Parallel Multipliers

被引:3
|
作者
Ueno, Rei [1 ]
Homma, Naofumi [2 ]
Aoki, Takafumi [3 ]
机构
[1] Tohoku Univ, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Res Inst Elect Commun, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi 9808579, Japan
来源
关键词
GF arithmetic circuits; formal design; parallel multipliers; automatic generation; multiple-valued logic; IMPLEMENTATION;
D O I
10.1587/transinf.2016LOP0010
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a system for the automatic generation of Galois-field (GF) arithmetic circuits, named the GF Arithmetic Module Generator (GF-AMG). The proposed system employs a graph-based circuit description called the GF Arithmetic Circuit Graph (GF-ACG). First, we present an extension of the GF-ACG to handle GF(p(m)) (p >= 3) arithmetic circuits, which can be efficiently implemented by multiple-valued logic circuits in addition to the conventional binary circuits. We then show the validity of the generation system through the experimental design of GF(p(m)) multipliers for different p-values. In addition, we evaluate the performance of three types of GF(2(m)) multipliers and typical GF(p(m)) multipliers (p >= 3) empirically generated by our system. We confirm from the results that the proposed system can generate a variety of GF parallel multipliers, including practical multipliers over GF(p(m)) having extension degrees greater than 128.
引用
收藏
页码:1603 / 1610
页数:8
相关论文
共 50 条
  • [41] Wave-parallel computing systems using multiple-valued pseudo-orthogonal sequences
    Yuminaka, Y
    Sasaki, Y
    Aoki, A
    Higuchi, T
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 148 - 153
  • [42] MULTI-STATE SYSTEM ANALYSIS BASED ON MULTIPLE-VALUED DECISION DIAGRAM
    Zaitseva, Elena
    Levashenko, Vitaly
    JOURNAL OF RELIABILITY AND STATISTICAL STUDIES, 2012, 5 : 107 - 118
  • [43] Multiple-Valued Logic in Analysis of Critical States of Multi-State System
    Kvassay, Miroslav
    Rabcan, Jan
    Rusnak, Patrik
    2017 INTERNATIONAL CONFERENCE ON INFORMATION AND DIGITAL TECHNOLOGIES (IDT), 2017, : 212 - 217
  • [44] Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells
    Manikas, Theodore W.
    Teeters, Dale
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 197 - 201
  • [45] Multiple-valued decision diagrams for multi-state system performability analysis
    Gong Y.
    Mo Y.
    Recent Patents on Engineering, 2021, 15 (01) : 37 - 44
  • [46] Multiple-Valued Computing Using Field Emission - Based Carbon Nanotube Controlled Switching
    Al-Rabadi, Anas N.
    Mousa, Marwan S.
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1176 - +
  • [47] Simplified bit parallel systolic multipliers for special class of Galois field (2m) with testability
    Rahaman, H.
    Mathew, J.
    Jabir, A. M.
    Pradhan, D. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 428 - 437
  • [48] CODE ASSIGNMENT ALGORITHM FOR HIGHLY PARALLEL MULTIPLE-VALUED COMBINATIONAL-CIRCUITS BASED ON PARTITION THEORY
    TAMAKI, S
    KAMEYAMA, M
    HIGUCHI, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (05) : 548 - 554
  • [49] HIGHLY PARALLEL RESIDUE ARITHMETIC CHIP BASED ON MULTIPLE-VALUED BIDIRECTIONAL CURRENT-MODE LOGIC
    KAMEYAMA, M
    SEKIBE, T
    HIGUCHI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1404 - 1411
  • [50] Automatic Test Case Generation for Vulnerability Analysis of Galois Field Arithmetic Circuits
    Gupt, Krishn Kumar
    Kshirsagar, Meghana
    Sullivan, Joseph P.
    Ryan, Conor
    2021 IEEE 5TH INTERNATIONAL CONFERENCE ON CRYPTOGRAPHY, SECURITY AND PRIVACY (ICCSP), 2021, : 32 - 37