Comparison of graphical and sub-expression elimination methods for design of efficient multipliers

被引:0
|
作者
Dempster, AG [1 ]
Macleod, MD [1 ]
Gustafsson, O [1 ]
机构
[1] Univ Westminster, London W1W 6UW, England
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Relationships are examined between two traditional strategies used to design "multiplier blocks": graphical methods and common subexpression elimination (CSE) Four applications: single multipliers, multiplier blocks (several products of a single multiplicand), FIR filters, and matrix multipliers are compared. A new representation shows how graphical designs can be extracted from CSE designs. Algorithms for both approaches are compared. A new graphical algorithm for FIR filter design, and new results for CSE in the multiple product case are presented so comparison can be made for All applications. We conclude that for simpler problems, graphical methods are best, while CSE works better for the more complex problems.
引用
收藏
页码:72 / 76
页数:5
相关论文
共 21 条
  • [1] Design of Two Channel Multiplierless Filterbank using Common Sub-expression Elimination
    Sharma, I.
    Kumar, A.
    Singh, G. K.
    2016 INTERNATIONAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (ICONSIP), 2016,
  • [2] Hardware optimization for a reconfigurable Polyphase-FFT design using Common Sub-Expression Elimination
    Ho, H.
    Szwarc, V.
    Kwasniewski, T.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 536 - +
  • [3] ALGEBRAIC TECHNIQUES TO ENHANCE COMMON SUB-EXPRESSION ELIMINATION FOR POLYNOMIAL SYSTEM SYNTHESIS
    Gopalakrishnan, Sivaram
    Kalla, Priyank
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1452 - +
  • [4] Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination
    Ho, H.
    Szwarc, V.
    Kwasniewski, T.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 61 (03): : 353 - 365
  • [5] Dynamic Common Sub-expression elimination during scheduling in high-level synthesis
    Gupta, S
    Reshadi, M
    Savoiu, N
    Dutt, N
    Gupta, R
    Nicolau, A
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 261 - 266
  • [6] Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination
    H. Ho
    V. Szwarc
    T. Kwasniewski
    Journal of Signal Processing Systems, 2010, 61 : 353 - 365
  • [7] Efficient Design of FIR Filters Using Common Sub expression Elimination
    Liu, Hui
    Jiang, Aimin
    2016 8TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS & SIGNAL PROCESSING (WCSP), 2016,
  • [8] Optimal Common Sub-Expression Elimination Algorithm of Multiple Constant Multiplications with a Logic Depth Constraint
    Ho, Yuen-Hong Alvin
    Lei, Chi-Un
    Kwan, Hing-Kit
    Wong, Ngai
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3568 - 3575
  • [9] A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm
    Hatai, Indranil
    Chakrabarti, Indrajit
    Banerjee, Swapna
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (01) : 130 - 140
  • [10] An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis
    Hatai, Indranil
    Chakrabarti, Indrajit
    Banerjee, Swapna
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (04) : 1071 - 1080