Boundary scan test standards

被引：1

作者：

Ashenden, PJ ^{[1
]}

机构：

[1] Ashenden Designs, Design Automat Stand Comm, Stirling, SA 5152, Australia

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2003年 / 20卷 / 01期

关键词：

D O I：

10.1109/MDT.2003.1189240

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：91 / 92

页数：2

共 50 条

[31] Boundary-scan test circuit designed for FPGA
Ma, XJ
Tong, JR
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1190 - 1193
[32] Latest trend and prospect of JTAG boundary scan test
Journal of Japan Institute of Electronics Packaging, 2020, 23 (01) : 99 - 102
[33] Boundary scan can provide a system test strategy
New Electron, 7 (25):
[34] 10 boundary scan tips optimize test coverage
Sparks, Anthony
EE-EVALUATION ENGINEERING, 2008, 47 (09): : 60 - 64
[35] Boundary-Scan-Test-Controller fuer PC
1600, (98):
[36] A Design of Boundary Scan Test Controller for Digital Circuits
Xu Lei
Chen Shengjian
Wang Yu
Wang Jinyang
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 356 - 360
[37] Boundary scan for structural board test on LXI platform
Ehrenberg, Heiko
Wenzel, Thomas
2006 IEEE AUTOTESTCON, VOLS 1 AND 2, 2006, : 760 - 765
[38] System issues in boundary-scan board test
Parker, KP
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 724 - 728
[39] Research of Interconnect Network Test Based on Boundary Scan
Chen Shengjian
Chen Jian
Wang Dong
Xu Lei
PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 903 - 907
[40] BOUNDARY SCAN WITH BUILT-IN SELF-TEST
GLOSTER, CS
BRGLEZ, F
IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 36 - 44