Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects

被引:17
|
作者
Cho, Hyungmin [1 ]
机构
[1] Hongik Univ, Dept Comp Engn, Seoul 04066, South Korea
来源
IEEE ACCESS | 2018年 / 6卷
基金
新加坡国家研究基金会;
关键词
Error resilience; microarchitecture; processor core; soft error; FAULT INJECTION; COMPONENTS; HARDWARE; NM;
D O I
10.1109/ACCESS.2018.2858773
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we compare how radiation-induced soft errors affect the execution results of user-level applications on different processor cores that implement the same instruction set architecture (ISA). We target two processor cores that support the same RISC-V ISA but have significant differences in their microarchitectural implementations (in-order versus out-of-order). The observed results from fault injection experiments show very strong correlations between the resulting effects from those two processor cores. This strong correlation property is not observed between the processor cores that have different ISAs. Based on this observation, we discuss how the resulting effects of soft errors on a target processor core can be predicted using a reduced set of fault injection experiments with a small number of benchmark applications. Using our heuristic method of selecting the applications to be used for the fault injection experiments on the target processor core, we achieved a high prediction accuracy with prediction errors of less than 7%. Our approach can be used for rapid error resilience evaluation of system designs that have the same ISA.
引用
收藏
页码:41302 / 41313
页数:12
相关论文
共 50 条
  • [41] Spectre attack detection with Neutral Network on RISC-V processor
    Anh-Tien Le
    Trong-Thuc Hoang
    Ba-Anh Dao
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Cong-Kha Pham
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2467 - 2471
  • [42] An integrated machine code monitor for a RISC-V processor on an FPGA
    Hiroaki Kaneko
    Akinori Kanasugi
    [J]. Artificial Life and Robotics, 2020, 25 : 427 - 433
  • [43] A Custom Designed RISC-V ISA Compatible Processor for SoC
    Sharat, Kavya
    Bandishte, Sumeet
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    [J]. VLSI DESIGN AND TEST, 2017, 711 : 570 - 577
  • [44] RISC-HD: Lightweight RISC-V Processor for Efficient Hyperdimensional Computing Inference
    Taheri, Farhad
    Bayat-Sarmadi, Siavash
    Hadayeghparast, Shahriar
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (23) : 24030 - 24037
  • [45] Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis
    Gorius, Jean-Michel
    Rokicki, Simon
    Derrien, Steven
    [J]. 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 246 - 251
  • [46] RISC-V for Real-time MCUs - Software Optimization and Microarchitectural Gap Analysis
    Balas, Robert
    Benini, Luca
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 874 - 877
  • [47] Assessment of RISC-V Processor Suitability for Satellite Applications Invited Paper
    Vacca, Eleonora
    Cora, Giorgio
    Azimi, Sarah
    Sterpone, Luca
    [J]. PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2024-WORKSHOPS AND SPECIAL SESSIONS, CF 2024 COMPANION, 2024, : 116 - 121
  • [48] Low Energy Heterogeneous Computing with Multiple RISC-V and CGRA Cores
    Fiolhais, Luis
    Goncalves, Fernando
    Duarte, Rui P.
    Vestias, Mario
    de Sousa, Jose T.
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [49] Towards SAT-Based SBST Generation for RISC-V Cores
    Faller, Tobias
    Scholl, Philipp
    Paxian, Tobias
    Becker, Bernd
    [J]. 2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,
  • [50] Teaching Out-of-Order Processor Design with the RISC-V ISA
    Zekany, Stephen A.
    Tan, Jielun
    Connolly, James A.
    Dreslinski, Ronald G.
    [J]. 2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,