共 50 条
- [41] Spectre attack detection with Neutral Network on RISC-V processor [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2467 - 2471
- [42] An integrated machine code monitor for a RISC-V processor on an FPGA [J]. Artificial Life and Robotics, 2020, 25 : 427 - 433
- [43] A Custom Designed RISC-V ISA Compatible Processor for SoC [J]. VLSI DESIGN AND TEST, 2017, 711 : 570 - 577
- [45] Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis [J]. 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 246 - 251
- [46] RISC-V for Real-time MCUs - Software Optimization and Microarchitectural Gap Analysis [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 874 - 877
- [47] Assessment of RISC-V Processor Suitability for Satellite Applications Invited Paper [J]. PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2024-WORKSHOPS AND SPECIAL SESSIONS, CF 2024 COMPANION, 2024, : 116 - 121
- [48] Low Energy Heterogeneous Computing with Multiple RISC-V and CGRA Cores [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
- [49] Towards SAT-Based SBST Generation for RISC-V Cores [J]. 2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,
- [50] Teaching Out-of-Order Processor Design with the RISC-V ISA [J]. 2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,