共 50 条
- [1] Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects (vol 6, pg 41302, 2018) [J]. IEEE ACCESS, 2019, 7 : 35034 - 35034
- [2] Design and Verification Environment for RISC-V Processor Cores [J]. PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 206 - 209
- [3] Soft Error Assessment of CNN Inference Models Running on a RISC-V Processor [J]. 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
- [4] Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores [J]. 2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 45 - 48
- [5] Layout-oriented Radiation Effects Mitigation in RISC-V Soft Processor [J]. PROCEEDINGS OF THE 19TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2022 (CF 2022), 2022, : 215 - 220
- [6] A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs [J]. 2023 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, SP, 2023, : 2321 - 2338
- [7] A Soft RISC-V Vector Processor for Edge-AI [J]. 2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
- [8] Early Soft Error Reliability Analysis on RISC-V [J]. IEEE LATIN AMERICA TRANSACTIONS, 2022, 20 (09) : 2139 - 2145
- [9] An Efficient Instruction Fetch Architecture for a RISC-V Soft Processor on an FPGA [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
- [10] Maxpool operator for RISC-V processor [J]. 2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023, 2023, : 246 - 250