Analysis of Digital Bang-Bang Clock and Data Recovery for Multi-Gigabit/s Serial Transceivers

被引：0
|
作者：
Sun, Yehui [1 ]
Wang, Hui [1 ]
机构：
[1] Integrated Device Technol, Shanghai 200233, Peoples R China
来源：
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A Harmonic Balance method for analyzing digital bang-bang clock and data recovery (CDR) is proposed in this paper. The jitter tolerance performance of the CDR is predicted by a function with variables that can be easily correlated to design parameters. A 6.25Gb/s serial transceiver was fabricated in 90nm CMOS technology. Measurements show that the jitter tolerance performance can be accurately predicted by the proposed method.
引用
收藏
页码：343 / 346
页数：4
相关论文
共 50 条
  • [31] Multi-Gigabit Transceivers for Optical Data Communications From the Standardization Perspective
    Rodriguez-Perez, A.
    Torres, Luis M.
    Prefasi, E.
    Perez de Aranda, R.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 56 - 62
  • [32] Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops
    Marucci, Giovanni
    Levantino, Salvatore
    Maffezzoni, Paolo
    Samori, Carlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (01) : 26 - 36
  • [33] Analysis of Fractional-N Bang-Bang Digital PLLs using Phase Switching Technique
    Tuan Minh Vo
    Levantino, Salvatore
    Samori, Carlo
    2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [34] A 6-to-38Gb/s capture-range bang-bang clock and data recovery circuit with deliberate-current-mismatch frequency detection and interpolation-based multiphase clock generation
    Wang, Lin
    Chen, Yong
    Yang, Chaowei
    Zhou, Xionghui
    Han, Mei
    Stefano, Crovetti Paolo
    Mak, Pui-In
    Martins, Rui P.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (05) : 1988 - 2015
  • [35] A 28-Gb/s 27.2mW NRZ Full-Rate Bang-Bang Clock and Data Recovery in 22 nm FD-SOI CMOS Technology
    Iftekhar, Mohammed
    Gowda, Harshan
    Kneuper, Pascal
    Sadiye, Babak
    Mueller, Wolfgang
    Scheytt, J. Christoph
    2023 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM, BCICTS, 2023, : 191 - 194
  • [36] A Low-Complexity Fast-Locking Digital PLL With Multi-Output Bang-Bang Phase Detector
    Huang, Qiwei
    Zhan, Chenchang
    Burm, Jinwook
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 418 - 420
  • [37] Combined Effect of Loop Delay and Reference Clock Jitter in First-Order Digital Bang-Bang Phase-Locked Loops
    Tertinek, Stefan
    Feely, Orla
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2393 - 2396
  • [38] Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation
    Da Dalt, Nicola
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) : 3663 - 3675
  • [39] A low-complexity locking-accelerated digital PLL with multi-output bang-bang phase detector
    Huang, Qiwei
    Zhan, Chenchang
    Burm, Jinwook
    MICROELECTRONICS JOURNAL, 2017, 67 : 19 - 24
  • [40] ADC Architectural Study for Digitally-Assisted Multi-Gigabit Data Communication Transceivers
    Barba, Pedro
    Rodriguez-Perez, Alberto
    Prefasi, Enrique
    del Rio, Rocio
    Guerra, Oscar
    2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
12345