Chip-scale demonstration of hybrid III-V/silicon photonic integration for an FBG interrogator

被引:53
|
作者
Li, Hongqiang [1 ]
Ma, Xiangdong [1 ]
Cui, Beibei [2 ]
Wang, Youxi [1 ]
Zhang, Cheng [1 ]
Zhao, Junfa [1 ]
Zhang, Zanyun [1 ,3 ]
Tang, Chunxiao [1 ]
Li, Enbang [4 ]
机构
[1] Tianjin Polytech Univ, Sch Elect & Informat Engn, Tianjin Key Lab Optoelect Detect Technol & Syst, Tianjin 300387, Peoples R China
[2] Univ Technol Belfort Montbeliard, UBFC, Syst & Transportat Lab SeT, Res Inst Transportat Energy & Soc IRTES, F-90000 Belfort, France
[3] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[4] Univ Wollongong, Sch Phys, Wollongong, NSW 2522, Australia
来源
OPTICA | 2017年 / 4卷 / 07期
基金
中国国家自然科学基金;
关键词
ON-CHIP; WAVE-GUIDES; SILICON; DEMODULATION; DESIGN; FILTER; LASER; INTERFEROMETER; SPECTROMETERS; PHOTODIODES;
D O I
10.1364/OPTICA.4.000692
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Silicon photonic integration is a means to produce an integrated on-chip fiber Bragg grating (FBG) interrogator. The possibility of integrating the light source, couplers, grating couplers, de-multiplexers, photodetectors (PDs), and other optical elements of the FBG interrogator into one chip may result in game-changing performance advances, considerable energy savings, and significant cost reductions. To the best of our knowledge, this paper is the first to present a hybrid silicon photonic chip based on III-V/silicon-on-insulator photonic integration for an FBG interrogator. The hybrid silicon photonic chip consists of a multiwavelength vertical-cavity surface-emitting laser array and input grating couplers, a multimode interference coupler, an arrayed waveguide grating, output grating couplers, and a PD array. The chip can serve as an FBG interrogator on a chip and offer unprecedented opportunities. With a footprint of 5 mm x 3 mm, the proposed hybrid silicon photonic chip achieves an interrogation wavelength resolution of approximately 1 pm and a wavelength accuracy of about +/- 10 pm. With the measured 1 pm wavelength resolution, the temperature measurement resolution of the proposed chip is approximately 0.1 degrees C. The proposed hybrid silicon photonic chip possesses advantages in terms of cost, manufacturability, miniaturization, and performance. The chip supports applications that require extreme miniaturization down to the level of smart grains. (C) 2017 Optical Society of America
引用
收藏
页码:692 / 700
页数:9
相关论文
共 50 条
  • [1] Highly efficient chip-scale III-V/silicon hybrid optical amplifiers
    Cheung, S.
    Kawakita, Y.
    Shang, Kuanping
    Ben Yoo, S. J.
    OPTICS EXPRESS, 2015, 23 (17): : 22431 - 22443
  • [2] Photonic Integrated Circuit Based on Hybrid III-V/Silicon Integration
    de Valicourt, Guilhem
    Chang, Chia-Ming
    Eggleston, Michael S.
    Melikyan, Argishti
    Zhu, Chen
    Lee, Jeffrey
    Simsarian, Jesse E.
    Chandrasekhar, S.
    Sinsky, Jeffrey H.
    Kim, Kwangwoong W.
    Dong, Po
    Maho, Anaelle
    Verdier, A.
    Brenot, Romain
    Chen, Y. K.
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2018, 36 (02) : 265 - 273
  • [3] Photonic Integration With Epitaxial III-V on Silicon
    Liu, Alan Y.
    Bowers, John
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2018, 24 (06)
  • [4] Hybrid III-V Silicon Photonic Steerable Laser
    Doylend, J. K.
    Heck, M. J. R.
    Bovington, J. T.
    Peters, J. D.
    Davenport, M. L.
    Bowers, J. E.
    2012 IEEE PHOTONICS CONFERENCE (IPC), 2012,
  • [5] Hybrid III-V/Silicon Integration: Enabling the Next Generation of Advanced Photonic Transmitters
    de Valicourt, G.
    Chang, C. M.
    Eggleston, M. S.
    Melikyan, A.
    Zhu, C.
    Lee, J.
    Simsarian, J. E.
    Chandrasekhar, S.
    Sinsky, J.
    Kim, K. W.
    Maho, A.
    Brenot, R.
    Dong, P.
    Chen, Y. K.
    2017 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2017,
  • [6] Devices and architectures for photonic chip-scale integration
    Ahn, J.
    Fiorentino, M.
    Beausoleil, R. G.
    Binkert, N.
    Davis, A.
    Fattal, D.
    Jouppi, N. P.
    McLaren, M.
    Santori, C. M.
    Schreiber, R. S.
    Spillane, S. M.
    Vantrease, D.
    Xu, Q.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2009, 95 (04): : 989 - 997
  • [7] Devices and architectures for photonic chip-scale integration
    J. Ahn
    M. Fiorentino
    R. G. Beausoleil
    N. Binkert
    A. Davis
    D. Fattal
    N. P. Jouppi
    M. McLaren
    C. M. Santori
    R. S. Schreiber
    S. M. Spillane
    D. Vantrease
    Q. Xu
    Applied Physics A, 2009, 95 : 989 - 997
  • [8] Demonstration of an on-chip III-V/Si hybrid semiconductor optical amplifier for photonics integration
    Kumar, Ranjeet
    Doylend, Jonathan
    Sakib, Meer
    Sun, Jie
    Rong, Haisheng
    2018 IEEE 15TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2018, : 7 - 8
  • [9] Monolithic Integration of III-V on silicon for photonic and electronic applications
    Mauthe, S.
    Schmid, H.
    Mayer, B.
    Wirths, S.
    Convertino, C.
    Baumgartner, Y.
    Czornomaz, L.
    Sousa, M.
    Staudinger, P.
    Riel, H.
    Moselund, K. E.
    2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [10] Heterogeneous III-V silicon photonic integration: components and characterization
    Zhang, Shang-jian
    Liu, Yong
    Lu, Rong-guo
    Sun, Bao
    Yan, Lian-shan
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2019, 20 (04) : 472 - 480