A 45 Gb/s, 98 fJ/bit, 0.02 mm2 Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS

被引：4

作者：

Tsuchiya, Akira ^{[1
]}

Hiratsuka, Akitaka ^{[2
]}

Tanaka, Kenji ^{[3
]}

Fukuyama, Hiroyuki ^{[3
]}

Miura, Naoki ^{[3
]}

Nosaka, Hideyuki ^{[3
]}

Onodera, Hidetoshi ^{[2
]}

机构：

[1] Univ Shiga Prefecture, Dept Elect Syst Engn, Hikone, Shiga, Japan

[2] Kyoto Univ, Dept Commun & Comp Engn, Kyoto, Japan

[3] NTT Corp, NTT Device Technol Labs, Atsugi, Kanagawa, Japan

来源：

32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019) | 2019年

关键词：

optical communication; transimpedance amplifier; inductive peaking;

D O I：

10.1109/SOCC46988.2019.1570548520

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper demonstrates a small area, high speed and low power CMOS transimpedance amplifier (TIA) for optical communication. To determine design parameters of multi-stage inverter-type TIA (INV-TIA) with peaking inductors, we derive a simplified model of the bandwidth and the energy per hit. Based on the bandwidth and energy per hit estimation, we designed a 5-stage INV-TIA and on-chip inductors for inductive peaking. The TIA is fabricated in a 65-nm CMOS and it operates at 45 Gb/s with 49 dB Omega transimpedance gain and 4.4 mW power consumption. The TIA achieves 98 fJ/bit energy efficiency. Small footprint design of inductors realizes the area of 0.02 mm(2) though three inductors are used.

引用

页码：150 / 154

页数：5

共 17 条

[1] Design of a 45 Gb/s, 98 fJ/bit, 0.02 mm2 Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS
Tsuchiya, Akira
Hiratsuka, Akitaka
Tanaka, Kenji
Fukuyama, Hiroyuki
Miura, Naoki
Nosaka, Hideyuki
Onodera, Hidetoshi
IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (10) : 489 - 496
[2] A 0.06 mm2, 0.9 pJ/bit, 25 Gb/s Optical Receiver Front-end Module in 65 nm CMOS
Takahashi, Yasuhiro
Tominaga, Koji
2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 70 - 74
[3] A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology
Bae, Woorham
Jeong, Gyu-Seob
Park, Kwanseo
Cho, Sung-Yong
Kim, Yoonsoo
Jeong, Deog-Kyoon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (09) : 1393 - 1403
[4] A 25-Gb/s 5 x 5 mm2 Chip-Scale Silicon-Photonic Receiver Integrated With 28-nm CMOS Transimpedance Amplifier
Okamoto, Daisuke
Suzuki, Yasuyuki
Yashiki, Kenichiro
Hagihara, Yasuhiko
Tokushima, Masatoshi
Fujikata, Junichi
Kurihara, Mitsuru
Tsuchida, Junichi
Nedachi, Takaaki
Inasaka, Jun
Kurata, Kazuhiko
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (12) : 2988 - 2995
[5] A 0.02-mm2 9-bit 100-MS/s Charge-Injection Cell based SAR-ADC in 65-nm LP CMOS
Runge, Marcel
Schmock, Dario
Scholz, Philipp
Boeck, Georg
Gerfers, Friedel
ESSCIRC 2018 - IEEE 44TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2018, : 26 - 29
[6] A 0.007 mm2 0.6 V 6 MS/s Low-Power Double Rail-to-Rail SAR ADC in 65-nm CMOS
Jo, Yong-Jun
Kim, Ju Eon
Baek, Kwang-Hyun
Kim, Tony Tae-Hyoung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) : 3088 - 3092
[7] A 0.029 mm2 8 Gbit/s Current-Mode AGC Amplifier with Reconfigurable Closed-Loop Control in 65 nm CMOS
Thangarasu, Bharatha Kumar
Ma, Kaixue
Yeo, Kiat Seng
2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 107 - 110
[8] A 0.19 mm2 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS
Zhu, Yan
Chan, Chi-Hang
Zheng, Zi-Hao
Li, Cheng
Zhong, Jian-Yu
Martins, Rui P.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 3606 - 3616
[9] A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS
Balachandran, Arya
Chen, Yong
Boon, Chirn Chye
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (03) : 599 - 603
[10] A 1 TB/s 1 pJ/b 6.4 mm2/TB/s QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM
Miura, Noriyuki
Saito, Mitsuko
Kuroda, Tadahiro
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 249 - 256

← 1 2 →