In Situ Characterization of Bias Instability in Bare SOI Wafers by Pseudo-MOSFET Technique

被引:3
|
作者
Marquez, Carlos [1 ,2 ]
Rodriguez, Noel [1 ,2 ]
Fernandez, Cristina [1 ,2 ]
Ohata, Akiko [3 ]
Gamiz, Francisco [1 ,2 ]
Allibert, Frederic [4 ]
Cristoloveanu, Sorin [3 ]
机构
[1] Univ Granada, Dept Elect, E-18071 Granada, Spain
[2] Univ Granada, CITIC, E-18071 Granada, Spain
[3] IMEP LAHC Minatec, F-38016 Grenoble, France
[4] Soitec SA, F-38190 Bernin, France
关键词
Bias instability; MOSFET reliability; SOI technology; pseudo-MOSFET; TEMPERATURE INSTABILITY; NBTI DEGRADATION; TRAP GENERATION; INTERFACE; TRANSISTOR; RECOVERY;
D O I
10.1109/TDMR.2014.2332818
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Bias instability is a reliability issue affecting the electrical characteristics of a MOS transistor when the gate is stressed with relatively high voltage. For the first time, we characterize the instability of bare SOI wafers using the pseudo-MOSFET technique. The effect of positive and negative stress pulses on the properties of both hole and electron channels is systematically investigated using measure-stress-measure and on-the-fly methods. The origin of the instability, the dependence of the degradation with time, and the recovery after the stress are discussed.
引用
收藏
页码:878 / 883
页数:6
相关论文
共 31 条
  • [21] Characterization of ZnO Films Grown by Chemical Vapor Deposition as Active Layer in Pseudo-MOSFET
    A. Ramos-Carrazco
    J. A. Gallardo-Cubedo
    A. Vera-Marquina
    A. L. Leal-Cruz
    J. R. Noriega
    C. Zuñiga-Islas
    A. G. Rojas-Hernández
    R. Gomez-Fuentes
    D. Berman-Mendoza
    Journal of Electronic Materials, 2021, 50 : 5196 - 5208
  • [22] A novel in-situ SOI characterization technique:: The intrinsic point-probe MOSFET
    Ionescu, AM
    Munteanu, D
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (04) : 166 - 169
  • [23] Characterization of ZnO Films Grown by Chemical Vapor Deposition as Active Layer in Pseudo-MOSFET
    Ramos-Carrazco, A.
    Gallardo-Cubedo, J. A.
    Vera-Marquina, A.
    Leal-Cruz, A. L.
    Noriega, J. R.
    Zuniga-Islas, C.
    Rojas-Hernandez, A. G.
    Gomez-Fuentes, R.
    Berman-Mendoza, D.
    JOURNAL OF ELECTRONIC MATERIALS, 2021, 50 (09) : 5196 - 5208
  • [24] Split-CV for pseudo-MOSFET characterization: experimental setups and associated parameter extraction methods
    Pirro, L.
    Ionica, I.
    Ghibaudo, G.
    Cristoloveanu, S.
    2014 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2014, : 14 - 19
  • [25] Improved characterization of fully-depleted SOI wafers by pseudo-MOS transistor
    Ionescu, AM
    Cristoloveanu, S
    Wilson, SR
    Rusu, A
    Chovet, A
    Seghir, H
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1996, 112 (1-4): : 228 - 232
  • [26] Interface characterization of fully depleted SOI MOSFET's by the dynamic transconductance technique
    Ioannou, Dimitris E.
    Zhong, Xiaodong
    Mazhari, Baquer
    Campisi, George J.
    Hughes, Harold L.
    Electron device letters, 1991, 12 (08): : 430 - 432
  • [27] Fabrication and Characterization of Radiation Hardened SOI Wafers via Ion-Cut Technique
    Chang, Yongwei
    Yu, Chao
    Wei, Xing
    Lu, Kai
    Chen, Da
    Dong, Yemin
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (12) : P736 - P739
  • [28] Electrical characterization of ultra-thin silicon-on-insulator substrates: static and split C-V measurements in the Pseudo-MOSFET configuration
    Pirro, L.
    Diab, A.
    Ionica, I.
    Ghibaudo, G.
    Cristoloveanu, S.
    2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 203 - 208
  • [29] Association of high-temperature kink-effect in SIMOX SOI fully depleted n-MOSFET with bias temperature instability of buried oxide
    Nazarov, AN
    Barchuk, IP
    Lysenko, VS
    Colinge, JP
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 379 - 382
  • [30] Recovery Behavior of Interface Traps After Negative Bias Temperature Instability Stress in p-FinFETs Featuring Fast Trap Characterization Technique
    Zhou, Longda
    Zhang, Qingzhu
    Yang, Hong
    Ji, Zhigang
    Wang, Guilei
    Liu, Qianqian
    Tang, Bo
    Gao, Rui
    Simoen, Eddy
    Yin, Huaxiang
    Zhao, Chao
    Du, Anyan
    Luo, Jun
    Wang, Wenwu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4251 - 4258