Analysis of quantization effects in a digital hardware implementation of a fuzzy ART neural network algorithm

被引:0
|
作者
Cantin, MA [1 ]
Blaquière, Y [1 ]
Savaria, Y [1 ]
Lavoie, P [1 ]
Granger, E [1 ]
机构
[1] Ecole Polytech, Dept Elect & Comp Engn, Montreal, PQ H3C 3A7, Canada
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A reformulated Adaptive Resonance Theory (ART) neural network algorithm has recently been implemented in digital hardware. Naturally, the fixed point, fixed word length data format used causes some output differences with respect to floating point computer simulation. These differences are observed when using realistic input data. The effects of input quantization and the accumulation of round off errors in the arithmetic operations making up the algorithm are analyzed. Even a small quantization or round off error can trigger a change in the clustering produced. This does not mean that the clustering is not valid. Indeed, the validity of the clustering can be comparable to that obtained by floating point computer simulation, provided the word length is sufficient. This is verified on realistic input data consisting of radar pulses received from a number of emitters.
引用
收藏
页码:141 / 144
页数:4
相关论文
共 50 条
  • [1] A digital neural network FPGA direct hardware implementation algorithm
    Dinu, Andrei
    Cirstea, Marcian
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2307 - +
  • [2] Weight Quantization in Spiking Neural Network for Hardware Implementation
    Sulaiman, Muhammad Bintang Gemintang
    Juang, Kai-Cheung
    Lu, Chih-Cheng
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [3] A Hardware Implementation of SOM Neural Network Algorithm
    Yi, Qian
    [J]. 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
  • [4] Digital hardware implementation of a neural network used for classification
    Faiedh, H
    Gafsi, Z
    Torki, K
    Besbes, K
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 551 - 554
  • [5] The Application of the Fuzzy ART Neural Network Algorithm
    Gu, Ming
    [J]. APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 1783 - 1786
  • [6] Quantization-Based Optimization Algorithm for Hardware Implementation of Convolution Neural Networks
    Mohd, Bassam J.
    Yousef, Khalil M. Ahmad
    AlMajali, Anas
    Hayajneh, Thaier
    [J]. ELECTRONICS, 2024, 13 (09)
  • [7] Hardware implementation of a mixed analog-digital neural network
    Izak, R
    Trott, K
    Zahn, T
    Markl, U
    [J]. COMPUTATIONAL INTELLIGENCE: THEORY AND APPLICATIONS, 1997, 1226 : 560 - 560
  • [8] Hardware implementation of the simplified digital spiking neural network on FPGA
    Lee, Kyungpil
    Kim, Youngmin
    [J]. IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 405 - 414
  • [9] Digital hardware implementation of a radial basis function neural network
    Nguyen Phan Thanh
    Kung, Ying-Shieh
    Chen, Seng-Chi
    Chou, Hsin-Hung
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2016, 53 : 106 - 121
  • [10] Direct Neural-Network Hardware-Implementation Algorithm
    Dinu, Andrei
    Cirstea, Marcian N.
    Cirstea, Silvia E.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (05) : 1845 - 1848