Analysis of quantization effects in a digital hardware implementation of a fuzzy ART neural network algorithm

被引:0
|
作者
Cantin, MA [1 ]
Blaquière, Y [1 ]
Savaria, Y [1 ]
Lavoie, P [1 ]
Granger, E [1 ]
机构
[1] Ecole Polytech, Dept Elect & Comp Engn, Montreal, PQ H3C 3A7, Canada
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A reformulated Adaptive Resonance Theory (ART) neural network algorithm has recently been implemented in digital hardware. Naturally, the fixed point, fixed word length data format used causes some output differences with respect to floating point computer simulation. These differences are observed when using realistic input data. The effects of input quantization and the accumulation of round off errors in the arithmetic operations making up the algorithm are analyzed. Even a small quantization or round off error can trigger a change in the clustering produced. This does not mean that the clustering is not valid. Indeed, the validity of the clustering can be comparable to that obtained by floating point computer simulation, provided the word length is sufficient. This is verified on realistic input data consisting of radar pulses received from a number of emitters.
引用
收藏
页码:141 / 144
页数:4
相关论文
共 50 条
  • [41] Hybrid Neural Network, An Efficient Low-Power Digital Hardware Implementation of Event-based Artificial Neural Network
    Yousefzadeh, Amirreza
    Orchard, Garrick
    Stromatias, Evangelos
    Serrano-Gotarredona, Teresa
    Linares-Barranco, Bernabe
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [42] Recurrent nasal papilloma detection using a fuzzy algorithm learning vector quantization neural network
    Chuan-Yu Chang
    Da-Feng Zhuang
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 556 - +
  • [43] Fuzzy-ART based image compression for hardware implementation
    Lim, CS
    Srikanthan, T
    Asari, KV
    Lam, SK
    [J]. APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 147 - 150
  • [44] Digital Implementation of a Neural Network for Imaging
    Wood, Richard
    McGlashan, Alex
    Yatulis, Jay
    Mascher, Peter
    Bruce, Ian
    [J]. PHOTONICS NORTH 2012, 2012, 8412
  • [45] Algorithm implementation in high-fidelity digital audio effects using programmable hardware
    Implementación de algoritmos para efectos de audio digital con alta fidelidad usando hardware programable
    [J]. 2013, Pontificia Universidad Javeriana (17):
  • [46] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
    Yang, Zhi-gang
    Qian, Jun-lei
    [J]. INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
  • [47] A hardware implementation of neural network for the recognition of printed numerals
    Masmoudi, M
    Samet, M
    Taktak, F
    Alimi, AM
    [J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 113 - 116
  • [48] Discussion on the methodology of neural network hardware design and implementation
    Wang, XG
    Ma, ZC
    [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 113 - 116
  • [49] A Modularization Hardware Implementation Approach for Artificial Neural Network
    Wang, Tong
    Wang, Lianming
    [J]. PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 670 - 675
  • [50] Bisection Neural Network Toward Reconfigurable Hardware Implementation
    Chen, Yan
    Zhang, Renyuan
    Kan, Yirong
    Yang, Sa
    Nakashima, Yasuhiko
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (03) : 3663 - 3673