PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA

被引：9

作者：

Kryjak, Tomasz ^{[1
]}

Gorgon, Marek ^{[1
]}

机构：

[1] AGH Univ Sci & Technol, Dept Automat, Krakow, Poland

来源：

FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS | 2009年

关键词：

D O I：

10.1109/FPL.2009.5272264

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

The article presents a pipeline implementation of the block cipher CLEFIA. The article examines three known methods of implementing a single encryption round and proposes a new fourth method. The article proposes the implementation of a key scheduler, which is highly compatible with pipeline encryption. The article contains a detailed analysis of the data processing path for the 128-bit key version of the algorithm and verifies its operation on two FPGA cards in practice. On the basis of one of these cards, the article proposes a prototype of an effective supercomputer-compatible hardware accelerator (High Performance Computing Application).

引用

页码：373 / 378

页数：6

共 50 条

[41] FPGA Based Implementation Scenarios of TEA Block Cipher
Hussain, Muhammad Awais
Badar, Rabiah
2015 13TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY (FIT), 2015, : 283 - 286
[42] Modular multiplication for FPGA implementation of the IDEA block cipher
Beuchat, JL
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 412 - 422
[43] A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher
Kitsos, P
Galanis, MD
Koufopavlou, O
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4641 - 4644
[44] A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher
Kitsos, P. (pkitsos@ee.upatras.gr), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
[45] Fault detection on the software implementation of CLEFIA lightweight cipher
School of Computer Science and Technology, Donghua University, Shanghai, China
不详
不详
不详
J. Netw., 2012, 8 (1288-1294):
[46] FPGA Implementation of PingPong-128 Stream Cipher for Ubiquitous Application
Choudhury, Amlan Jyoti
Lim, Hyotaek
Lee, Hoon Jae
2011 6TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY (ICCIT), 2012, : 627 - 630
[47] QUARTZ, 128-bit long digital signatures
Patarin, J
Courtois, N
Goubin, L
TOPICS IN CRYPTOLOGY - CT-RAS 2001, PROCEEDINGS, 2001, 2020 : 282 - 297
[48] Implementing 128-Bit Secure MPKC Signatures
Chen, Ming-Shing
Li, Wen-Ding
Peng, Bo-Yuan
Yang, Bo-Yin
Cheng, Chen-Mou
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (03) : 553 - 569
[49] HDL Implementation of 128-Bit Fused Multiply Add Unit For Multi Mode SoC
Mahendra, Ms. Mithilesh
Kakde, Sandeep
Somulu, G.
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[50] 64-Bit and 128-bit DX random number generators
Lih-Yuan Deng
Henry Horng-Shing Lu
Tai-Been Chen
Computing, 2010, 89 : 27 - 43

← 1 2 3 4 5 →