Temperature dependence of drain-induced-barrier lowering in fully depleted SOI MOSFETs

被引:0
|
作者
Jomaah, J
Ghibaudo, G
Pelloie, JL
Balestra, F
机构
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The temperature dependence of Drain Induced Barrier Lowering (DIBL) in submicron MOSFETs/SOI is investigated as a function of temperature in the range 20-300K. It is found that the DIBL effect is almost temperature independent. Contrary to the front gate voltage, the back Sate voltage has a strong influence on the DIBL parameter, resulting in a reduction of about a factor of 25 as the device is pushed towards volume inversion.
引用
收藏
页码:287 / 291
页数:5
相关论文
共 50 条
  • [31] Effects of channel and source/drain implants on partially-depleted SOI MOSFETs
    Cao, M
    Voorde, PV
    Diaz, C
    Greene, W
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 98 - 99
  • [32] A novel methodology for reliability studies in fully-depleted SOI MOSFETs
    Banna, SR
    Chan, PCH
    Wong, SS
    Fung, SKH
    Ko, PK
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 296 - 299
  • [33] NEW CARRIER LIFETIME MEASUREMENT METHOD FOR FULLY DEPLETED SOI MOSFETS
    YASUDA, N
    TANIGUCHI, K
    HAMAGUCHI, C
    YAMAGUCHI, Y
    NISHIMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1197 - 1202
  • [34] Total dose effects on double gate fully depleted SOI MOSFETs
    Jun, BG
    Xiong, HD
    Sternberg, AL
    Cirba, CR
    Chen, DK
    Schrimpf, RD
    Fleetwood, DM
    Schwank, JR
    Cristoloveanu, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3767 - 3772
  • [35] Fully depleted n-MOSFETs on supercritical thickness strained SOI
    Lauer, I
    Langdo, TA
    Cheng, ZY
    Fiorenza, JG
    Braithwaite, G
    Currie, AT
    Leitz, CW
    Lochtefeld, A
    Badawi, H
    Bulsara, MT
    Somerville, M
    Antoniadis, DA
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) : 83 - 85
  • [36] Performance enhancement of partially and fully depleted strained-SOI MOSFETs
    Numata, T
    Irisawa, T
    Tezuka, T
    Koga, J
    Hirashita, N
    Usuda, K
    Toyoda, E
    Miyamura, Y
    Tanabe, A
    Sugiyama, N
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1030 - 1038
  • [37] Anomalous radiation effects in fully depleted SOI MOSFETs fabricated on SIMOX
    Li, Y
    Niu, GF
    Cressler, JD
    Patel, J
    Marshall, CJ
    Marshall, PW
    Kim, HS
    Reed, RA
    Palmer, MJ
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2001, 48 (06) : 2146 - 2151
  • [38] INTERFACE CHARACTERIZATION OF FULLY DEPLETED SOI MOSFETS BY THE DYNAMIC TRANSCONDUCTANCE TECHNIQUE
    IOANNOU, DE
    ZHONG, XD
    MAZHARI, B
    CAMPISI, GJ
    HUGHES, HL
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (08) : 430 - 432
  • [39] Drain leakage mechanisms in fully depleted SOI devices with undoped channel
    Luyken, RJ
    Specht, M
    Rösner, W
    Hartwich, J
    Hofmann, F
    Dreeskornfeld, L
    Landgraf, E
    Schulz, T
    Städele, M
    Kretz, J
    Risch, L
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 419 - 422
  • [40] Scaling behavior of sub-micron MOSFETs on fully depleted SOI
    Kistler, N
    Woo, J
    SOLID-STATE ELECTRONICS, 1996, 39 (04) : 445 - 454