Pile-up veto LO trigger system for LHCb using large FPGA's

被引：0

作者：

van Beuzekom, MG ^{[1
]}

Vink, W ^{[1
]}

Wiggers, LW ^{[1
]}

Zupan, M ^{[1
]}

机构：

[1] NIKHEF H, NL-1009 DB Amsterdam, Netherlands

来源：

PROCEEDINGS OF THE EIGHTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS | 2002年 / 2002卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A zero-level trigger system for detecting multiple events in a bunch crossing is in development at NIKHER The fraction of multiple events at LHCb is high; a veto on those events frees bandwidth for lowering cuts of zero-level hadronic triggers. The detection is performed by histogramming hit combinations of 2 dedicated Silicon-detector planes and selecting vertex peaks using Mgate Xilinx FPGXs. Details of the logic and implementation are presented.

引用

页码：251 / 255

页数：5

共 50 条

[41] Calculation of pile-up effects in x-ray detection with large area circular silicon drift detectors
Karvelas, E.
Loukas, D.
Markou, A.
Walenta, A.H.
Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 1998, 406 (01): : 59 - 68
[42] Pole-Zero Cancellation Circuit for Charge Sensitive Amplifier with Pile-up Pulses Tracking System
Grybos, P.
2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 226 - 230
[43] FPGA implementation of a deep learning algorithm for real-time signal reconstruction in particle detectors under high pile-up conditions
Ortiz Arciniega, J. L.
Carrio, F.
Valero, A.
JOURNAL OF INSTRUMENTATION, 2019, 14 (09)
[44] STUDIES OF PHOSPHORUS PILE-UP AT THE SI-SIO2 INTERFACE USING AUGER SPUTTER PROFILING
SCHWARZ, SA
BARTON, RW
HO, CP
HELMS, CR
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (05) : 1101 - 1106
[45] Energy reconstruction of the ATLAS Tile Calorimeter under high pile-up conditions using the Wiener filter
Goncalves, Dayane Oliveira
19TH INTERNATIONAL WORKSHOP ON ADVANCED COMPUTING AND ANALYSIS TECHNIQUES IN PHYSICS RESEARCH, 2020, 1525
[46] SIMPLE DEAD-TIME AND PILE-UP CORRECTION TECHNIQUE USING A GATED PERIODIC PULSE TRAIN
GAL, J
BIBOK, G
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, 1983, 206 (03): : 465 - 469
[47] Finite element modeling of nanoindentation on C-S-H: Effect of pile-up and contact friction
Sarris, E.
Constantinides, G.
CEMENT & CONCRETE COMPOSITES, 2013, 36 : 78 - 84
[48] Using the ratio of loading slope and elastic stiffness to predict pile-up and constraint factor during indentation
Hay, JL
Oliver, WC
Bolshakov, A
Pharr, GM
FUNDAMENTALS OF NANOINDENTATION AND NANOTRIBOLOGY, 1998, 522 : 101 - 106
[49] Analog pile-up circuit technique using a single capacitor for the readout of Skipper-CCD detectors
Sofo Haro, M.
Chavez, C.
Lipovetzky, J.
Alcalde Bessia, F.
Cancelo, G.
Chierchie, F.
Estrada, J.
Moroni, G. Fernandez
Stefanazzi, L.
Tiffenberg, J.
Uemura, S.
JOURNAL OF INSTRUMENTATION, 2021, 16 (11)
[50] Reconstruction of pile-up events using a one-dimensional convolutional autoencoder for the NEDA detector array
Deltoro, J. M.
Jaworski, G.
Goasduff, A.
Gonzalez, V.
Gadea, A.
Palacz, M.
Valiente-Dobon, J. J.
Nyberg, J.
Casans, S.
Navarro-Anton, A. E.
Sanchis, E.
de Angelis, G.
Boujrad, A.
Coudert, S.
Dupasquier, T.
Erturk, S.
Stezowski, O.
Wadsworth, R.
NUCLEAR SCIENCE AND TECHNIQUES, 2025, 36 (02)

← 1 2 3 4 5 →