Distributed BIST architecture to combat delay faults

被引：1

作者：

Savir, J ^{[1
]}

机构：

[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2000年 / 16卷 / 04期

关键词：

LSSD; SRL; BIST; LFSR; MISR; delay test;

D O I：

10.1023/A:1008370019685

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To successfully combat delay faults there is an urgent need for a proper design for testability (DFT). The foundation of any DFT methodology rests on its scan design. This paper describes three versions of a new design of a shift register latch that lend themselves to distributed self-test and delay test. The advantages of this new SRL is faster application of test vectors, higher DC and AC fault coverages, with low performance impact. Adoption of this new DFT methodology brings us closer to the ideal target of one test-per-clock as opposed to one test-per-scan. Operation, cost, and other attributes are studied in detail. Results of adopting one of these SRLs are reported on ten pilot chips.

引用

页码：369 / 380

页数：12

共 50 条

[21] BIST TPG for faults in system backplanes
Chiang, CH
Gupta, SK
1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 406 - 413
[22] Effective BIST for Crosstalk Faults in Interconnects
Rudnicki, Tomasz
Garbolino, Tomasz
Gucwa, Krzysztof
Hlawiczka, Andrzej
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 164 - 169
[23] OPTIMUM DELAY RELIABILITY DISTRIBUTED SYSTEMS ARCHITECTURE
JAIN, VK
GOPAL, K
RELIABILITY ENGINEERING & SYSTEM SAFETY, 1989, 26 (03) : 279 - 288
[24] Delay fault coverage: A realistic metric and an estimation technique for distributed path delay faults
Sivaraman, M
Strojwas, AJ
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 494 - 501
[25] Comparison between random and pseudo-random generation for BIST of delay, stuck-at and bridging faults
Girard, P
Landrault, C
Pravossoudovitch, S
Virazel, A
6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 121 - 126
[26] Characteristic faults and spectral information for logic BIST
Chen, XD
Hsiao, MS
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 294 - 298
[27] Logic BIST architecture for FPGAs
Niamat, MY
Mohan, P
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 442 - 445
[28] Memory chip BIST architecture
Savir, J
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 384 - 385
[29] Parallel BIST architecture for CAMs
Kang, YS
Lee, JC
Kang, SH
ELECTRONICS LETTERS, 1997, 33 (01) : 30 - 31
[30] Hardwired BIST Architecture of SRAM
Majumdar, Shubhankar
Bansod, Prashant P.
2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,

← 1 2 3 4 5 →