A low cost test pattern generator for test-per-clock BIST scheme

被引：0

作者：

Lei, Shaochong ^{[1
]}

Wang, Zhen ^{[1
]}

Liu, Zeye ^{[1
]}

Liang, Feng ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Sch Elect & Informat, Xian 710049, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2010年 / 7卷 / 10期

关键词：

Built-in self-test; test-per-clock; test pattern generation; single input change; low power;

D O I：

10.1587/elex.7.672

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Test power and test overhead are crucial to VLSI and SOC testing. This paper proposes a low cost test pattern generator (TPG) for test-per-clock built-in self-test (BIST) scheme. The proposed method utilizes a two-dimensional TPG and a bit-XOR array to reduce area overhead, and generates single input change (SIC) sequences to reduce input transitions of the circuit under test (CUT). Simulation results on ISCAS benchmarks demonstrate that the proposed method can achieve high fault coverage and effectively reduce test power.

引用

页码：672 / 677

页数：6

共 50 条

[31] 一种高效的混合Test-Per-Clock测试方法
刘铁桥
牛小燕
杨洁
毛峰
电子与信息学报, 2017, 39 (09) : 2266 - 2271
[32] An efficient test pattern generation scheme for an on chip BIST
Varaprasad, BKSVL
Patnaik, LM
Jamadagni, HS
Agrawal, VK
VLSI DESIGN, 2001, 12 (04) : 551 - 562
[33] A Hybrid Low-Cost PLL Test Scheme based on BIST Methodology
Cai, Zhikuang
Que, Shixuan
Liu, Tingting
Xu, Haobo
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 354 - 357
[34] Low Cost Test Pattern Generation in Scan-Based BIST Schemes
Zhang, Guohe
Yuan, Ye
Liang, Feng
Wei, Sufen
Yang, Cheng-Fu
ELECTRONICS, 2019, 8 (03)
[35] An effective two-pattern test generator for Arithmetic BIST
Voyiatzis, I.
Efstathiou, C.
Antonopoulou, H.
Milidonis, A.
COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (02) : 398 - 409
[36] A Novel Test Pattern Generator with High Fault Coverage for BIST Design
Zheng Wen-rong
Wang Shu-zong
ICIC 2009: SECOND INTERNATIONAL CONFERENCE ON INFORMATION AND COMPUTING SCIENCE, VOL 2, PROCEEDINGS: IMAGE ANALYSIS, INFORMATION AND SIGNAL PROCESSING, 2009, : 59 - 62
[37] BIST-oriented test pattern generator for detection of transition faults
Asakawa, Takeshi
Iwasaki, Kazuhiko
Kajihara, Seiji
Systems and Computers in Japan, 2003, 34 (03): : 76 - 84
[38] A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
Voyiatzis, Ioannis
VLSI DESIGN, 2008,
[39] Penny per test - Low cost arsenic test kits
Lizardi, Christopher
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2016, 252
[40] A new low power test pattern generator using a transition monitoring window based on BIST architecture
Kim, Y
Yang, MH
Lee, Y
Kang, S
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 230 - 235

← 1 2 3 4 5 →