Structural DfT Strategy for High-Speed ADCs

被引：0

作者：

Lechuga, Yolanda ^{[1
]}

Mozuelos, Roman ^{[1
]}

Martinez, Mar ^{[1
]}

Bracho, Salvador ^{[1
]}

机构：

[1] Univ Cantabria, Microelect Engn Grp, E-39005 Santander, Spain

来源：

EMERGING TRENDS IN TECHNOLOGICAL INNOVATION | 2010年 / 314卷

关键词：

Folding and interpolated A/D converters; Design-for-Test; Circuit simulation; Behavioral modeling; Simulink environment;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a Design-for-Test (DfT) approach for folded ADCs. A sensor DfT circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of defects can be detected. A fault evaluation is done considering a behavioral model to compare the coverage of the proposed test approach with a functional test. Afterwards, a fault simulation is used on a transistor level implementation of the ADC to establish the optimum threshold limits for the DfT circuit that maximize the fault coverage figure.

引用

页码：531 / 538

页数：8

共 50 条

[21] HIGH-SPEED COMPARATORS FOR MEDIUM RESOLUTION ADCs.
Chainulu Upadhyayula, L.
[J]. 1600, (74):
[22] A NEW METHOD FOR HIGH-SPEED NUCLEAR ADCS USING COMMERCIALLY AVAILABLE ADCS AND DACS
VAIDYA, PP
GOPALAKRISHNAN, KR
PETHE, VA
ANJANEYULU, T
[J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1985, 241 (01): : 218 - 220
[23] Mapping a high-speed strategy
Gareiss, Robin
[J]. Data Communications, 1997, 26 (05):
[24] An improved low offset latch comparator for high-speed ADCs
Sadeghipour, Khosrov Dabbagh
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 205 - 212
[25] High-speed ADcs: preventing front-end collisions
Israelsohn, J
[J]. EDN, 2004, 49 (10) : 59 - +
[26] Characterizing the impact of substrate noise on high-speed flash ADCs
Nikaeen, Parastoo
Murmann, Boris
Dutton, Robert W.
[J]. ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 396 - 400
[27] An improved low offset latch comparator for high-speed ADCs
Khosrov Dabbagh Sadeghipour
[J]. Analog Integrated Circuits and Signal Processing, 2011, 66 : 205 - 212
[28] A quantitative design methodology for high-speed interpolation/averaging ADCs
Tang, He
Peng, Yong
Lu, Xiang
Wang, Albert
Wang, Hai
[J]. INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 215 - 224
[29] Digital Compensation of Bandwidth Limitations for High-Speed DACs and ADCs
Napoli, Antonio
Mezghanni, Mahdi M.
Rahman, Talha
Rafique, Danish
Palmer, Robert
Spinnler, Bernhard
Calabro, Stefano
Castro, Carlos
Kuschnerov, Maxim
Bohn, Marc
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (13) : 3053 - 3064
[30] Structural DfT approach on folded ADCs
Mozuelos, R.
Lechuga, Y.
Martinez, M.
Bracho, S.
[J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 226 - 229

← 1 2 3 4 5 →