Design and Simulation Study for Stacked IC Packages with Spacer Structure

被引：0

作者：

Wu, Sheng-Tsai ^{[1
]}

Hsieh, Ming-Che ^{[1
]}

机构：

[1] EOL Ind Technol Res Inst, Hsinchu 31040, Taiwan

来源：

IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Most future electronic applications require better reliability and performance as well as lower-priced productions. In order to reach these general demands, three-dimensional (3D) IC packaging technologies are assuming important roles and have been vastly studied in electronic industry. In this investigation, two kinds of designs of experiments (DOE) analysis by wedding finite element analysis (FEA) are carried out to realize effects of material properties of spacers and geometry of stacked IC packages. Through the results, most desirable values of spacers' material properties and significant geometrical factors in stacked IC packages can be obtained. The simulated results can be most effectively used when optimum stress solutions in stacked IC packages with spacer structure are needed.

引用

页码：369 / 372

页数：4

共 50 条

[31] Optimization of packaging materials and design for thermal management in stacked-die packages
Moon, Sung-won
Dizon, Michael
Chiu, Chia-pin
Garcia, Enrico
2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1226 - +
[32] Chip-Package Interaction in 3D stacked IC packages using Finite Element Modelling
Vandevelde, Bart
Ivankovic, A.
Debecker, B.
Lofrano, M.
Vanstreels, K.
Guo, W.
Cherman, V.
Gonzalez, M.
Van der Plas, G.
De Wolf, I.
Beyne, E.
Tokei, Z.
MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1200 - 1205
[33] Study and application of piezoresistive stress test chip for IC packages
Tsinghua Univ, Beijing, China
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1998, 19 (11): : 812 - 817
[34] Design and simulation of high conversion efficiency betavoltaic battery based on a stacked multilayer structure
Wu, Meng
Zhang, Jinwen
AIP ADVANCES, 2019, 9 (07)
[35] Commercial simulation packages: A comparative study
The Arab Academy for Banking and Financial Sciences, P O Box 13190, Amman, Jordan
Int. J. Simul. Syst. Sci. Technol., 2007, 2 (66-76):
[36] Accurate 3D modelling and simulation of advanced packages and vertical stacked dice
Codreanu, Norocel
Ionescu, Ciprian
Svasta, Paul
Plotog, Loan
Vulpe, Victor
ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 857 - 861
[37] Thermo-mechanical simulation of stacked chip scale packages with moire interferometry validation
Johnson, Zane E.
Schneck, Nathan R.
Thoreson, Andrew R.
Stone, James J.
2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1120 - +
[38] Drop testing and finite element simulation of stacked chip scale packages with and without underfill
Schneck, Nathan
Johnson, Zane
Schaff, Chris
Bell, Merideth
Stone, James
2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 853 - 861
[39] Thermal analysis and design of plastic packages for GaAs RF IC power amplifiers
Chen, WT
Kuo, AY
Rachlin, M
Peake, A
Lee, CC
Chien, DH
INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V, 1996, : 233 - 238
[40] Optimization of stacked die design on stacked die QFN package by simulation approach
Bachok, Nur Nadia
Zaharim, Azami
Ahmad, Ibrahim
Talib, Meor Zainal Meor
Ihsan, Ahmad Kamal Ariffin
Kamarudin, Noor Baharin Che
PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICAL AND COMPUTATIONAL METHODS IN SCIENCE AND ENGINEERING (MACMESE '07)/ DNCOCO '07, 2007, : 97 - 102

← 1 2 3 4 5 →