Design and Simulation Study for Stacked IC Packages with Spacer Structure

被引：0
|
作者：
Wu, Sheng-Tsai [1 ]
Hsieh, Ming-Che [1 ]
机构：
[1] EOL Ind Technol Res Inst, Hsinchu 31040, Taiwan
来源：
IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Most future electronic applications require better reliability and performance as well as lower-priced productions. In order to reach these general demands, three-dimensional (3D) IC packaging technologies are assuming important roles and have been vastly studied in electronic industry. In this investigation, two kinds of designs of experiments (DOE) analysis by wedding finite element analysis (FEA) are carried out to realize effects of material properties of spacers and geometry of stacked IC packages. Through the results, most desirable values of spacers' material properties and significant geometrical factors in stacked IC packages can be obtained. The simulated results can be most effectively used when optimum stress solutions in stacked IC packages with spacer structure are needed.
引用
收藏
页码：369 / 372
页数：4
相关论文
共 50 条
  • [21] The efficient placement design for 3D Stacked Dies Packages
    Yuan, Zhi-Lung
    Huang, Mong-Na Lo
    Huang, Yu-Jung
    2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, : 262 - 265
  • [22] Analysis of Temperature Distribution in Stacked IC with Three Tier Structure
    Ushida, Satoshi
    Mukai, Yuri
    Matsuda, Toshihiro
    Iwata, Hideyuki
    Hatakeyama, Tomoyuki
    Ohzone, Takashi
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 265 - 267
  • [23] A study of hot spot in silicon device for stacked die packages
    Akiyama, Jotaro
    Naeshiro, Masanobu
    Amagai, Masazumi
    EMAP 2005: International Symposium on Electronics Materials and Packaging, 2005, : 238 - 242
  • [24] A new routing design methodology for multi-chip IC packages
    Murata, H
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 473 - 476
  • [25] Simulation and Testing of Large-scale IC Ceramic Packages with Differential Routing
    Zhang, Xiao-jun
    Duan, Qiang
    Gao, Ling
    Li, Hang-zhou
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [26] Computer simulation avoids EMI/EMC problems in high speed IC packages
    Cendes, ZJ
    Silvestro, J
    Jain, N
    EDN, 1997, 42 (16) : 121 - &
  • [27] Modeling and characterization of interconnects and IC packages by FDTD 3D simulation
    Falconer, M
    Tripathi, V
    1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 1733 - 1736
  • [28] Validation study of compact thermal resistance models of IC packages
    Yang, ZM
    Kwon, Y
    46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 165 - 171
  • [29] Problem analysis at a semiconductor company: A case study on IC packages
    Abidin K.A.Z.
    Lee K.C.
    Ibrahim I.
    Zainudin A.
    Journal of Applied Sciences, 2011, 11 (11) : 1937 - 1944
  • [30] Study on the Structure Design and Simulation of mPOF
    Wan, Dai
    Li, Xu
    Zhong, Lisheng
    Ouyang, Guang
    Zhao, Junwei
    ICPADM 2009: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON PROPERTIES AND APPLICATIONS OF DIELECTRIC MATERIALS, VOLS 1-3, 2009, : 1244 - 1247
12345