A High-Efficiency Good Linearity 21 to 26.5 GHz Fully Integrated Power Amplifier Using 0.18 μm CMOS Technology

被引：0

作者：

Mosalam, H. ^{[1
,2
]}

Allam, A. ^{[1
]}

Abdel-Rahman, Adel ^{[1
]}

Kaho, T. ^{[3
]}

Jia, H. ^{[3
]}

Pokharel, Ramesh K. ^{[3
]}

机构：

[1] Egypt Japan Univ Sci & Technol, Elect & Commun Engn Dept, Alexandria 21934, Egypt

[2] Elect Res Inst, Giza 12622, Egypt

[3] Kyushu Univ, Grad Sch Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan

来源：

2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2016年

关键词：

Power Amplifier (PA); Power Added Efficiency (PAE);

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the design and implementation of a 21-26.5 GHz broadband, two stages CMOS power amplifier (PA) for quasi-millimeter wave band wireless communication systems. The proposed PA is designed using staggered tuning method [1], which is employed for the first time in quasi-millimeter wave band. Moreover, source and load-pull simulation, in addition to, impedance analysis are employed to optimize the input, output, and inter-stage impedance matching circuits for maximum power added efficiency (PAE) and better linearity. The measurement results on a chip fabricated using 0.18 mu m CMOS technology shows a power gain of 10.2 +/- 0.8 dB, a maximum PAE and output gain compression point (P-Out1dB) of 10.5 dBm and 18 %, respectively, at 24 GHz while consuming 42 mW only. In addition, the PA achieved excellent low measured group delay variations of 75 +/- 22 ps.

引用

页码：501 / 504

页数：4

共 50 条

[31] A 3.5 GHz High-efficiency CMOS RF Power Amplifier with Adaptive Bias
Chen, Yi-Chen
Yang, Jeng-Rern
PIERS 2010 XI'AN: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM PROCEEDINGS, VOLS 1 AND 2, 2010, : 1526 - 1529
[32] A fully integrated 2.4 GHz class-E amplifier with a 63% PAE by 0.18 μm CMOS technologies
Ho, CC
Kuo, CW
Hsiao, CC
Chan, YJ
SOLID-STATE ELECTRONICS, 2004, 48 (01) : 99 - 102
[33] Broadband and High-Efficiency Power Amplifier that Integrates CMOS and IPD Technology
Chiou, Hwann-Kaeo
Chung, Hua-Yen
Hsu, Yuan-Chia
Chang, Da-Chiang
Juang, Ying-Zong
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (09): : 1489 - 1497
[34] High linearity technique for ultra-wideband low noise amplifier in 0.18 μm CMOS technology
Galal, A. I. A.
Pokharel, R.
Kanaya, H.
Yoshida, K.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (01) : 12 - 17
[35] A Fully Integrated High Efficiency 2.4 GHz CMOS Power Amplifier with Mode Switching Scheme for WLAN Applications
Shen, Haoyu
Mo, Taishan
Wu, Bin
APPLIED SCIENCES-BASEL, 2023, 13 (13):
[36] A 5 GHz fully-integrated low-power phase-locked loop using 0.18-m CMOS technology
Tsai, Jeng-Han
Huang, Chuan-Jung
Hsieh, Tse-Yi
Huang, Shao-Wei
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2016, 58 (07) : 1534 - 1537
[37] Fully-Integrated Novel High Efficiency Linear CMOS Power Amplifier for 5.8 GHz ETC Applications
Suh, YongJu
Sun, Jiangtao
Horie, Koji
Itoh, Nobuyuki
Yoshimasu, Toshihiko
APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 365 - +
[38] Fully integrated CMOS power amplifier with linearity and efficiency enhancement using 2nd harmonic injection technique
Mohsen Haghighat
Abdolreza Nabavi
Analog Integrated Circuits and Signal Processing, 2017, 90 : 81 - 91
[39] Fully integrated CMOS power amplifier with linearity and efficiency enhancement using 2nd harmonic injection technique
Haghighat, Mohsen
Nabavi, Abdolreza
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 81 - 91
[40] Design of 2.4 GHz Differential Low Noise Amplifier Using 0.18 μm CMOS Technology
Ratan, Smrity
Mondal, Debalina
Anima, R.
Kumar, Chandan
Kumar, Amit
Kariit, Rajib
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1435 - 1439

← 1 2 3 4 5 →