Digital background calibration of pipeline ADC with open-loop gain stage

被引：0
|
作者：
Tavassoli, B. [1 ]
Shoaei, O. [1 ]
机构：
[1] Univ Tehran, IC Design Lab, Dept ECE, Tehran, Iran
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/ISCAS.2006.1693818
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work, a digital background calibration method for pipelined ADC is proposed which can compensate for the nonlinearity in amplifier gain. The proposed scheme is based on input statistical distribution property which is assumed to be known. The error correction is completely performed in digital domain. In analog domain it is only necessary to add two comparators for generating calibration threshold. Results show an improvement of 16 dB in SNDR for a nonlinear gain stage designed in a 1.5 V supply and 0.35 mu m CMOS Technology.
引用
收藏
页码：5255 / +
页数：2
相关论文
共 50 条
  • [21] A digital background calibration algorithm of a pipeline ADC based on output code calculation附视频
    邵健健
    李玮韬
    孙操
    李福乐
    张春
    王志华
    Journal of Semiconductors, 2012, (11) : 110 - 114
  • [22] A new digital background calibration technique for pipelined ADC
    El-Sankary, K
    Sawan, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 5 - 8
  • [23] Background digital calibration techniques for pipelined ADC's
    Moon, UK
    Song, BS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (02): : 102 - 109
  • [24] A Digital Blind Background Calibration Algorithm for Pipelined ADC
    Li, Shengjing
    Li, Weitao
    Li, Fule
    Wang, Zhihua
    Zhang, Chun
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [25] Digital calibration of interstage gain errors in pipelined ADC
    Peng, Jun
    Tan, Ping
    Ma, Hong
    Hu, Xiao
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2010, 38 (11): : 29 - 32
  • [26] A 59.6fsrms Jitter Sub-Sampling PLL With Foreground Open-Loop Gain Calibration
    Yen, Yu-Chi
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 73 - 77
  • [27] IRD Digital Background Calibration of SAR ADC With Coarse Reference ADC Acceleration
    Wang, Guanhua
    Kacani, Foti
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (01) : 11 - 15
  • [28] Genetic neural network based background calibration method for pipeline ADC
    Li, Long
    Yin, Yongsheng
    Li, Jiashen
    Song, Yukun
    Deng, Honghui
    Chen, Hongmei
    Wu, Luotian
    Li, Muqi
    MICROELECTRONICS JOURNAL, 2024, 151
  • [29] An Improved Design of Digital Calibration Arithmetic Applied in Pipeline ADC
    Wei, Jinghe
    Qian, Liming
    Yu, Zongguang
    Yao, Jiannan
    Shi, Longxing
    2009 INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES, 2009, : 115 - +
  • [30] A High-speed Pipelined ADC Based on Open-loop Amplification
    Huang, Yujia
    Meng, Qiao
    Li, Fei
    2018 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS-TOYAMA), 2018, : 82 - 85
12345