A novel SONOS nonvolatile flash memory device using substrate hot-hole injection for write and gate tunneling for erase

被引:9
|
作者
Wang, Y
Zhao, Y
Khan, BM
Doherty, CL
Krayer, JD
White, MH
机构
[1] Lehigh Univ, Sherman Fairchild Ctr, Bethlehem, PA 18015 USA
[2] Lehigh Univ, Dept Elect & Comp Engn, Bethlehem, PA 18015 USA
关键词
SONOS; flash memory; NVSM; hot carrier injection; charge trapping;
D O I
10.1016/j.sse.2004.05.053
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we describe a novel SONOS device suitable for future nonvolatile flash memories. Substrate hot-hole injection (HHI) through a bottom oxide is used for write and gate tunneling through a thin top oxide is employed for erase. We present device DC and dynamic characteristics at low voltages ( < 10 V) for SONOS devices with a gate dielectric stack consisting of a 3.8 nm bottom oxide, 1.5 nm nitride and 3.0 nm top oxide. We obtain a reduction in power consumption by 4 orders of magnitude, an improvement in retention by 90%, and an improvement in subthreshold swing by 40% with a novel write/erase technique compared with Substrate HHI for erase and channel hot electron (CHE) injection for write. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:2031 / 2034
页数:4
相关论文
共 31 条
  • [21] A NAND-type flash memory using impact ionization generated substrate hot electron programming (&gt;20MB/sec) and hot hole erasing
    Wu, Jau-Yi
    Kuo, Ming-Chang
    Hsu, Tzu-Hsuan
    Chen, Kuan-Fu
    Chen, Yin-Jen
    Lai, Erh-Kun
    Lee, Ming-Hsiu
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 87 - +
  • [22] First Study of P-Channel Vertical Split-Gate Flash Memory Device with Various Electron and Hole Injection Methods and Potential Future Possibility to Enable Functional Memory Circuits
    Sung, Cheng-Lin
    Lue, Hang-Ting
    Chen, Wei-Chen
    Hsu, Tzu-Hsuan
    Wang, Keh-Chung
    Lu, Chih-Yuan
    2021 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2021, : 56 - 59
  • [23] Band-to-band hot-hole erase characteristics of 2-bit/cell NOR-type silicon-oxide-nitride-oxide-silicon flash memory cell with Spacer-type storage node on recessed channel structure
    Han, Kyoung-Rok
    Jung, Han-A-Reum
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2007, 46 (33-35): : L798 - L800
  • [24] High-Speed Multilevel Wrapped-Select-Gate SONOS Memory Using a Novel Dynamic Threshold Source-Side-Injection (DTSSI) Programming Method
    Wang, Kuan-Ti
    Chao, Tien-Sheng
    Wu, Woei-Cherng
    Chiang, Tsung-Yu
    Wu, Yi-Hong
    Yang, Wen-Luh
    Lee, Chien-Hsing
    Hsieh, Tsung-Min
    Liou, Jhyy-Cheng
    Wang, Shen-De
    Chen, Tzu-Ping
    Chen, Chien-Hung
    Lin, Chih-Hung
    Chen, Hwi-Huang
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 659 - 661
  • [25] Low-voltage and low-current flash memory using source induced band-to-band tunneling hot electron injection to perform programming
    Pan, Liyang
    Zhu, Jun
    Zeng, Ying
    Fu, Yuxia
    Wu, Dong
    Duan, Zhigang
    Liu, Jianzhao
    Sun, Lei
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (4 B): : 2028 - 2032
  • [26] Low-voltage and low-current flash memory using source induced band-to-band tunneling hot electron injection to perform programming
    Pan, LY
    Zhu, J
    Zeng, Y
    Fu, YX
    Wu, D
    Duan, ZG
    Liu, JZ
    Sun, L
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2028 - 2032
  • [27] Low-Voltage Programmable Gate-All-Around (GAA) Nanosheet TFT Nonvolatile Memory Using Band-to-Band Tunneling Induced Hot Electron (BBHE) Method
    Chen, Lun-Chun
    Chen, Hung-Bin
    Chang, Yu-Shuo
    Lin, Shih-Han
    Han, Ming-Hung
    Wu, Jia-Jiun
    Yeh, Mu-Shin
    Lin, Yu-Ru
    Wu, Yung-Chun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 168 - 173
  • [28] Device characteristics of 0.35 μm P-channel DINOR flash memory using band-to-band tunneling-induced hot electron (BBHE) programming
    Ohnakado, T
    Onoda, H
    Sakamoto, O
    Hayashi, K
    Nishioka, N
    Takada, H
    Sugahara, K
    Ajika, N
    Satoh, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) : 1866 - 1871
  • [29] A novel 2-bit/cell MONOS memory device with a wrapped-control-gate structure that applies source-side hot-electron injection
    Tomiye, H
    Terano, T
    Nomoto, K
    Kobayashi, T
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 206 - 207
  • [30] Novel 2-bit/cell metal-oxide-nitride-oxide-semiconductor memory device with wrapped-control-gate structure that achieves source-side hot-electron injection
    Tomiye, H
    Terano, T
    Nomoto, K
    Kobayashi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (7A): : 4825 - 4830