共 25 条
- [1] FPGA based Hardware Implementation of Hybrid Cryptographic Algorithm for Encryption and Decryption [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 416 - 419
- [2] FPGA Implementation of AES Encryption and Decryption [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 567 - 573
- [4] Hardware implementation of AES encryption and decryption system based on FPGA [J]. Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
- [6] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
- [7] Fpga Implementation Of Image Encryption And Decryption Using AES 128-Bit [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 156 - 160
- [8] The Implementation of the 1024-bit RSA Encryption/Decryption Algorithms Based on FPGA [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 420 - 423
- [10] Hardware Components for Nonlinear Neuro-like Data Protection in Mobile Smart Systems [J]. 2022 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND INFORMATION TECHNOLOGIES (CSIT), 2022, : 198 - 202