Development Of Modules Of Neuro-Like Cryptographic Encryption And Decryption Of Data And Their Implementation On FPGA

被引:0
|
作者
Tsmots, Ivan [1 ]
Rabyk, Vasyl [2 ]
Berezky, Oleg [1 ]
Lukaschuk, Yurii [1 ]
Teslyuk, Vasyl [1 ]
机构
[1] Lviv Polytech Natl Univ, Dept Automated Control Syst, Lvov, Ukraine
[2] Ivan Franko Natl Univ Lviv, Dept RadioPhys & Comp Technol, Lvov, Ukraine
关键词
data encryption; data decryption; neural network; scalar product; module; neuron-like element; FPGA;
D O I
10.1109/CADSM52681.2021.9385228
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The requirements are formed and the main stages of synthesis of cryptological encryption and data decryption modules are explained. The tabular-algorithmic method of scalar product calculation has been improved and it is focused on working with floating-point operands. The structures of modules of cryptographic encryption/decryption of data are developed. The design of specialized tools for the modules of neuro-like cryptographic encryption and data decryption has been carried out. The VHDL programming language and the Quartus II development environment (version 13.1) were used for this purpose. The estimation of hardware costs and decryption time of the specialized means of decryption module implemented on FPGA is carried out.
引用
收藏
页数:5
相关论文
共 25 条
  • [1] FPGA based Hardware Implementation of Hybrid Cryptographic Algorithm for Encryption and Decryption
    Shende, Vikrant
    Kulkarni, Meghana
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 416 - 419
  • [2] FPGA Implementation of AES Encryption and Decryption
    Deshpande, Ashwini M.
    Deshpande, Mangesh S.
    Kayatanavar, Devendra N.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 567 - 573
  • [3] Hybridized Cryptographic Encryption and Decryption Using Advanced Encryption Standard and Data Encryption Standard
    Kanshi, Avaneesh
    Soundrapandiyan, Rajkumar
    Sofia, V. S. Anita
    Rajasekar, V. R.
    [J]. CYBERNETICS AND INFORMATION TECHNOLOGIES, 2023, 23 (04) : 63 - 78
  • [4] Hardware implementation of AES encryption and decryption system based on FPGA
    Zhu, Shihai
    [J]. Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
  • [5] FPGA Implementation of Improved Security Approach for Medical Image Encryption and Decryption
    Hafsa, Amal
    Gafsi, Mohamed
    Malek, Jihene
    Machhout, Mohsen
    [J]. SCIENTIFIC PROGRAMMING, 2021, 2021
  • [6] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
    Srinivas, N. S. Sai
    Akramuddin, Md.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
  • [7] Fpga Implementation Of Image Encryption And Decryption Using AES 128-Bit
    Priyanka, M. P.
    Prasad, E. Lakshmi
    Reddy, A. R.
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 156 - 160
  • [8] The Implementation of the 1024-bit RSA Encryption/Decryption Algorithms Based on FPGA
    Qu, Yingjie
    Zhao, Qing
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 420 - 423
  • [9] Study on the Encryption and Decryption of a Hybrid Domestic Cryptographic Algorithm in Secure Transmission of Data Communication
    Cheng, Yuqian
    [J]. International Journal of Network Security, 2022, 24 (05) : 947 - 952
  • [10] Hardware Components for Nonlinear Neuro-like Data Protection in Mobile Smart Systems
    Tsmots, Ivan
    Tkachenko, Roman
    Teslyuk, Vasyl
    Opotyak, Yurii
    Rabyk, Vasyl
    [J]. 2022 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND INFORMATION TECHNOLOGIES (CSIT), 2022, : 198 - 202