A Low Power, Frequency-to-Digital Converter CMOS Based Temperature Sensor in 65 nm Process

被引:1
|
作者
Bashir, Mudasir [1 ]
Patri, Sreehari Rao [1 ]
Prasad, K. S. R. Krishna [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Warangal, Andhra Pradesh, India
来源
VLSI DESIGN AND TEST | 2017年 / 711卷
关键词
Calibration; Counter; Low power; PTAT; Temperature sensor; Temperature insensitive ring oscillator; DEGREES-C; INACCURACY; 3-SIGMA; VOLTAGE;
D O I
10.1007/978-981-10-7470-7_62
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A low power all CMOS based smart temperature sensor is introduced without using any bandgap reference or any current/voltage analog-to-digital converter. With the intention of low cost, power and area consumption, the proposed temperature sensor operates in sub-threshold region generating a temperature dependent frequency from the proportional to absolute temperature current. A digital output is obtained from the temperature dependent frequency by using a 12-bit asynchronous counter. A temperature insensitive ring oscillator is designed used a reference clock signal in counter. The temperature sensor is implemented using 65 nm CMOS standard process and its operation is validated through post-layout simulation results, at a power supply of (0.5-1)-V. The sensor has an uncalibrated accuracy of +2.4/-2.1 degrees C for (-55 to 125) degrees C and a resolution of 0.28 degrees C for the same range. The power and area consumed by the sensor is 1.55 mu W and 0.024 mm(2) respectively.
引用
收藏
页码:657 / 666
页数:10
相关论文
共 50 条
  • [31] A Low Power All-digital Self-calibrated Temperature Sensor using 65nm FPGAs
    Xie, Shuang
    Wai Tung Ng
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2617 - 2620
  • [32] A low power, miniature temperature sensor with one-point calibrated accuracy of ± 0.25 °C from − 55 to 125 °C in 65 nm CMOS process
    Mudasir Bashir
    Patri Sreehari Rao
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 311 - 323
  • [33] Digital pixel test structures implemented in a 65 nm CMOS process
    Rinella, Gianluca Aglieri
    Andronic, Anton
    Antonelli, Matias
    Aresti, Mauro
    Baccomi, Roberto
    Becht, Pascal
    Beole, Stefania
    Braach, Justus
    Buckland, Matthew Daniel
    Buschmann, Eric
    Camerini, Paolo
    Carnesecchi, Francesca
    Cecconi, Leonardo
    Charbon, Edoardo
    Contin, Giacomo
    Dannheim, Dominik
    de Melo, Joao
    Deng, Wenjing
    di Mauro, Antonello
    Hasenbichler, Jan
    Hillemanns, Hartmut
    Hong, Geun Hee
    Isakov, Artem
    Junique, Antoine
    Kluge, Alex
    Kotliarov, Artem
    Krizek, Filip
    Lautner, Lukas
    Mager, Magnus
    Marras, Davide
    Martinengo, Paolo
    Masciocchi, Silvia
    Menzel, Marius Wilm
    Munker, Magdalena
    Piro, Francesco
    Rachevski, Alexandre
    Rebane, Karoliina
    Reidt, Felix
    Russo, Roberto
    Sanna, Isabella
    Sarritzu, Valerio
    Senyukov, Serhiy
    Snoeys, Walter
    Sonneveld, Jory
    Suljic, Miljenko
    Svihra, Peter
    Tiltmann, Nicolas
    Usai, Gianluca
    Van Beelen, Jacob Bastiaan
    Vassilev, Mirella Dimitrova
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2023, 1056
  • [34] 12.2 GHz All-digital PLL with Pattern Memorizing Cells for Low Power/low Jitter using 65 nm CMOS Process
    Lee, Sanggeun
    Oh, Taehyoun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (02) : 152 - 156
  • [35] A Low-Power PGA with DC-offset Cancellation in 65 nm CMOS Process
    Li, Qianqian
    Ma, Shunli
    Ye, Fan
    Ren, Junyan
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 946 - 948
  • [36] 65nW CMOS Temperature Sensor for Ultra-Low Power Microsystems
    Jeong, Seokhyeon
    Sim, Jae-yoon
    Blaauw, David
    Sylvester, Dennis
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [37] A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS
    Ravinuthula, V.
    Finocchiaro, S.
    2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 31 - 34
  • [38] A novel, PLL-based frequency-to-digital conversion mechanism for sensor interfaces
    Danneels, H.
    Piette, F.
    De Smedt, V.
    Dehaene, W.
    Gielen, G.
    SENSORS AND ACTUATORS A-PHYSICAL, 2011, 172 (01) : 220 - 227
  • [39] A Frequency-Defined Vernier Digital-to-Time Converter for Impulse Radar Systems in 65nm CMOS
    Kao, Yu-Hsien
    Lai, Chang-Ming
    Wu, Jen-Ming
    Huang, Po-Chiun
    Hsieh, Ping-Hsuan
    Chu, Ta-Shun
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 474 - +
  • [40] A Super Low Power MICS Band Receiver Front-End Down Converter on 65 nm CMOS
    Yang, J.
    Fu, M.
    Skafidas, E.
    Tran, N.
    Bai, S.
    Mareels, I.
    Ng, D. C.
    Halpern, M.
    2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, : 1412 - 1415