Coherent chip-scale modeling for copper CMP pattern dependence

被引:0
|
作者
Cai, H [1 ]
Park, T [1 ]
Boning, D [1 ]
Kim, HJ [1 ]
Kang, YS [1 ]
Kim, S [1 ]
Lee, JG [1 ]
机构
[1] MIT, Microsyst Technol Labs, Cambridge, MA 02139 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In. this research, we present an improved and coherent chip-scale model framework for copper bulk polishing, copper over-polishing, and barrier layer polishing. The integration of contact wear and density-step-height models is more seamlessly implemented and addresses inherent shortcomings of the previous model. In the new model, a local density is used instead of the effective density computed by way of a planarization length, and only a contact wear coefficient is used to characterize the long-range planarization capability, thus avoiding the conflict between the planarization length and the contact wear coefficient in capturing topography variation. In addition, the pressure computed for each 240x240 mum block using contact wear is further redistributed, using a linear height vs. pressure model, among 40x40 mum cells within that block. The same model framework is used for different polishing steps, so that it is possible to directly compare basic process characteristics, such as pad stiffness, of different polishing stages. Results with the new model show a significant improvement of the modeling accuracy to less than 100 Angstrom of root mean square error. Furthermore, the new model framework can be adapted for the modeling of multi-level metallization processes.
引用
收藏
页码:63 / 70
页数:8
相关论文
共 50 条
  • [21] Flip chip micropallet technology - A chip-scale chip
    Goetz, M
    1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 526 - 530
  • [22] Chip-scale microscopy imaging
    Zheng, Guoan
    JOURNAL OF BIOPHOTONICS, 2012, 5 (8-9) : 639 - 649
  • [23] A Chip-Scale Particle Accelerator
    Calamia, Joseph
    IEEE SPECTRUM, 2011, 48 (03) : 14 - 14
  • [24] Stacking chip-scale packages
    Goodwin, P
    SOLID STATE TECHNOLOGY, 2005, 48 (06) : 26 - +
  • [25] Terahertz Chip-scale Systems
    Sengupta, Kaushik
    Saeidi, Hooman
    Lu, Xuyang
    Venkatesh, Suresh
    Wu, Xue
    2020 EUROPEAN CONFERENCE ON OPTICAL COMMUNICATIONS (ECOC), 2020,
  • [26] Chip-scale frequency synthesizer
    Noriaki Horiuchi
    Nature Photonics, 2017, 11 : 141 - 141
  • [27] Chip-Scale Molecular Clock
    Wang, Cheng
    Yi, Xiang
    Mawdsley, James
    Kim, Mina
    Hu, Zhi
    Zhang, Yaqing
    Perkins, Bradford
    Han, Ruonan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (04) : 914 - 926
  • [28] Chip-scale Terahertz Systems
    Sengupta, Kaushik
    TERAHERTZ EMITTERS, RECEIVERS, AND APPLICATIONS X, 2019, 11124
  • [29] Chip-scale atomic devices
    Kitching, John
    APPLIED PHYSICS REVIEWS, 2018, 5 (03):
  • [30] Compact thermal and system modeling of chip-scale pyroelectric infrared imager
    Smith, Brian
    Amon, Cristina
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 757 - 766