Digital control of the parallel interleaved solar array regulator using the digital signal processor

被引:0
|
作者
Bae, H. S. [1 ]
Park, S. H. [1 ]
Lee, J. H. [1 ]
Cho, B. H. [1 ]
Jang, S. S. [2 ]
机构
[1] Seoul Natl Univ, Dept Elect Engn, San 56-1, Seoul 151742, South Korea
[2] Korea Aerospace Res Inst, Satellite Elect Dept, Satellite Technol Div, Daejeon 305333, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a digital control approach for the parallel interleaved solar array regulator (SAR) is proposed. The proposed control scheme achieves stable operation in the entire region of the solar array (SA). Additionally, by making the effective load characteristic of the SAR seen by the SA as a resistive load sink, the current sharing among the converter modules is possible. Also, this method can be applied to conventional parallel buck and boost converters. The small signal analysis with the digital sampling effect is performed. A SAR system that consists of two 100W parallel module buck converters with a TMS320F2812 DSP has been experimented using a real 200W solar array to validate the proposed digital control scheme.
引用
收藏
页码:1999 / +
页数:2
相关论文
共 50 条
  • [1] A digital controlled solar array regulator employing the charge control
    Cho, YJ
    Cho, BH
    IECEC-97 - PROCEEDINGS OF THE THIRTY-SECOND INTERSOCIETY ENERGY CONVERSION ENGINEERING CONFERENCE, VOLS 1-4: VOL.1: AEROSPACE POWER SYSTEMS AND TECHNOL; VOL 2: ELECTROCHEMICAL TECHNOL, CONVERSION TECHNOL, THERMAL MANAGEMENT; VOLS 3: ENERGY SYSTEMS, RENEWABLE ENERGY RESOURCES, ENVIRONMENTAL IMPACT, POLICY IMPACTS ON ENERGY; VOL 4: POST DEADLINE PAPERS, INDEX, 1997, : 2222 - 2227
  • [2] The MeerKAT array and its digital signal processor
    Manley, Jason
    Kapp, Francois
    2012 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2012, : 462 - 465
  • [3] A DIGITAL SIGNAL PROCESSOR FOR ANEMOMETER CONTROL
    STEINHILBER, R
    WAGNER, PM
    EXPERIMENTS IN FLUIDS, 1994, 17 (05) : 302 - 306
  • [4] Digital Signal Processor and Energy Control
    Nishikori, Yutaka
    Nakamura, Yoshimichi
    Matsuo, Hirofumi
    INTELEC 09 - 31ST INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2009, : 319 - 323
  • [5] FFT BASED VLSI DIGITAL ARRAY SIGNAL PROCESSOR
    ROBERTS, P
    MAGOTRA, N
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 285 - 288
  • [6] Digital Signal Processing on Fast Array Processor.
    Duenki, M.
    Mitteilungen AGEN, 1983, (37): : 35 - 49
  • [7] PARALLEL PROCESSOR SCHEDULING FOR DIGITAL SIGNAL-PROCESSING
    KUNIEDA, H
    TOYOSHIMA, S
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1911 - 1914
  • [8] A digital magnetic resonance imaging spectrometer using digital signal processor and field programmable gate array
    Xiao Liang
    Sun Binghe
    Ma Yueping
    Zhao Ruyan
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2013, 84 (05):
  • [9] Control of an ultrasonic motor with a Digital Signal Processor
    Vanheeghe, P
    Duflos, E
    LeLetty, R
    SMC '97 CONFERENCE PROCEEDINGS - 1997 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-5: CONFERENCE THEME: COMPUTATIONAL CYBERNETICS AND SIMULATION, 1997, : 3626 - 3629
  • [10] DESIGN OF A RECONFIGURABLE PARALLEL PROCESSOR FOR DIGITAL-CONTROL USING FPGAS
    FUJIOKA, Y
    KAMEYAMA, M
    TOMABECHI, N
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (07) : 1123 - 1130