Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal

被引:0
|
作者
Sato, H [1 ]
Izumi, A [1 ]
Matsumura, H [1 ]
机构
[1] Japan Adv Inst Sci & Technol, Tatsunokuchi, Ishikawa 9231292, Japan
关键词
D O I
暂无
中图分类号
O69 [应用化学];
学科分类号
081704 ;
摘要
This paper reports a feasibility of Cat-CVD system for improvement in characteristics of ultra thin gate dielectrics. Particularly, the effects of post deposition catalytic anneal (Cat-anneal) by using hydrogen (H-2)-decomposed species or NH3-decomposed species produced by catalytic cracking of H-2 or NH3, are investigated. The C-V characteristics are measured by MIS diode for the 4.5nm-thick Cat-CVD SiNx and 8nm-thick sputtered SiO2 for comparison. The small hysteresis loop is seen in the C-V curve of both SiNx and SiO2 films as deposition. However, it is improved by the Cat-anneal using H-2 or NH3, and the hysteresis loop completely disappears from the C-V curves for both films. This result demonstrates that the Cat-anneal is a powerful technique to improve quality of insulating films, such as Cat-CVD SiNx and even sputtered SiO2 films. In addition, the leakage current of SiNx films with 2.8nm equivalent oxide thickness is decreased by several orders of magnitude than that of the conventional thermal SiO2 of similar EOT and the breakdown field is increased several MV/cm by Cat-anneal at 300 degrees C.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [41] Nanoscale and device level analysis of the resistive switching phenomenon in ultra-thin high-k gate dielectrics
    Crespo-Yepes, A.
    Martin-Martinez, J.
    Iglesias, V.
    Rodriguez, R.
    Porti, M.
    Nafria, M.
    Aymerich, X.
    Lanza, M.
    PROCEEDINGS OF THE 2013 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE 2013), 2013, : 281 - 284
  • [42] Error evaluation of C-V characteristic measurements in ultra-thin gate dielectrics
    Suto, H
    Inaba, S
    Ishimaru, K
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 221 - 226
  • [43] Investigation of stress induced leakage current in CMOS structures with ultra-thin gate dielectrics
    Jahan, C
    Barla, K
    Ghibaudo, G
    MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1529 - 1532
  • [44] Ultra-thin gate oxides prepared by alternating current anodization of silicon followed by rapid thermal anneal
    Chen, YC
    Lee, CY
    Hwu, JG
    SOLID-STATE ELECTRONICS, 2001, 45 (09) : 1531 - 1536
  • [45] Ultra-thin gate oxide technology for high performance CMOS
    Momose, HS
    Nakamura, S
    Katsumata, Y
    Iwai, H
    ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 235 - 246
  • [46] High-quality ultra-thin HfO2 gate dielectric MOSFETs with TaN electrode and nitridation surface preparation
    Choi, R
    Kang, CS
    Lee, BH
    Onishi, K
    Nieh, R
    Gopalan, S
    Dharmarajan, E
    Lee, JC
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 15 - 16
  • [47] MOS devices with high quality ultra thin CVD ZrO2 Gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes
    Lee, CH
    Kim, YH
    Luan, HF
    Lee, SJ
    Jeon, TS
    Bai, WP
    Kwong, DL
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 137 - 138
  • [48] Formation of silicon-based thin films prepared by catalytic chemical vapor deposition (Cat-CVD) method
    Matsumura, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (6A): : 3175 - 3187
  • [49] High efficiency silicon solar cells fabricated by catalytic chemical vapor deposition (Cat-CVD) Technology
    School of Materials Science, Japan Advanced Institute of Science and Technology, Asahidai, Nomi-shi, Ishikawa 923-1292, Japan
    J.Vac. Soc.Japan, 12 (529-534): : 529 - 534
  • [50] Temperature dependant characteristics of scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes
    Zhang, Yanli
    Liyanage, Luckshitha S.
    Wang, Gan
    Jin, Zhian
    White, Marvin H.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 177 - 178