Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal

被引:0
|
作者
Sato, H [1 ]
Izumi, A [1 ]
Matsumura, H [1 ]
机构
[1] Japan Adv Inst Sci & Technol, Tatsunokuchi, Ishikawa 9231292, Japan
关键词
D O I
暂无
中图分类号
O69 [应用化学];
学科分类号
081704 ;
摘要
This paper reports a feasibility of Cat-CVD system for improvement in characteristics of ultra thin gate dielectrics. Particularly, the effects of post deposition catalytic anneal (Cat-anneal) by using hydrogen (H-2)-decomposed species or NH3-decomposed species produced by catalytic cracking of H-2 or NH3, are investigated. The C-V characteristics are measured by MIS diode for the 4.5nm-thick Cat-CVD SiNx and 8nm-thick sputtered SiO2 for comparison. The small hysteresis loop is seen in the C-V curve of both SiNx and SiO2 films as deposition. However, it is improved by the Cat-anneal using H-2 or NH3, and the hysteresis loop completely disappears from the C-V curves for both films. This result demonstrates that the Cat-anneal is a powerful technique to improve quality of insulating films, such as Cat-CVD SiNx and even sputtered SiO2 films. In addition, the leakage current of SiNx films with 2.8nm equivalent oxide thickness is decreased by several orders of magnitude than that of the conventional thermal SiO2 of similar EOT and the breakdown field is increased several MV/cm by Cat-anneal at 300 degrees C.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [31] Heavy-ion-induced breakdown in ultra-thin gate oxides and high-k dielectrics
    Massengill, LW
    Choi, BK
    Fleetwood, DM
    Schrimpf, RD
    Galloway, KF
    Shaneyfelt, MR
    Meisenheimer, TL
    Dodd, PE
    Schwank, JR
    Lee, YM
    Johnson, RS
    Lucovsky, G
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2001, 48 (06) : 1904 - 1912
  • [32] High performance ultra-thin silicon nitride gate dielectrics prepared by in-situ RTCVD techniques
    Jeon, JS
    Xiang, Q
    Kim, HS
    Tseng, HH
    Ogle, B
    9TH INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2001, 2001, : 300 - 305
  • [33] Low temperature formation of Sinx gate insulator for thin films transistor using CAT-CVD method
    Izumi, A
    Ichise, T
    Matsumura, H
    FLAT-PANEL DISPLAY MATERIALS-1998, 1998, 508 : 151 - 156
  • [34] Preparation of ultra-thin gate oxides with annealing in nitric oxide
    Froeschle, B
    Sacher, N
    Glowacki, F
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 31 - 38
  • [35] Ultra-thin polymer gate dielectrics for top-gate polymer field-effect transistors
    Noh, Yong-Young
    Sirringhaus, Henning
    ORGANIC ELECTRONICS, 2009, 10 (01) : 174 - 180
  • [36] New findings NBTI in partially depleted SOI transistors with ultra-thin gate dielectrics
    Zhang, J
    Marathe, A
    Taylor, K
    Zhao, E
    En, B
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 687 - 688
  • [37] Enabling single-wafer process technologies for reliable ultra-thin gate dielectrics
    Miner, G
    Xing, GC
    Joo, HS
    Sanchez, E
    Yokota, Y
    Chen, CL
    Lopes, D
    Balakrishna, A
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 3 - 14
  • [38] COMPARISON OF ULTRA-THIN GATE DIELECTRICS FOR 0.1 MU-M MOS DEVICES
    BENISTANT, F
    MONDON, F
    MARTIN, F
    GUEGAN, G
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 105 - 108
  • [39] Investigation of the growth and chemical stability of composite metal gates on ultra-thin gate dielectrics
    Claflin, B
    Binger, M
    Lucovsky, G
    Yang, HY
    SILICON FRONT-END TECHNOLOGY-MATERIALS PROCESSING AND MODELLING, 1998, 532 : 171 - 176
  • [40] Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G.
    Bruyere, S.
    Devoivre, T.
    DeSalvo, B.
    Vincent, E.
    IEEE International Conference on Microelectronic Test Structures, 1999, : 111 - 116