Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal

被引:0
|
作者
Sato, H [1 ]
Izumi, A [1 ]
Matsumura, H [1 ]
机构
[1] Japan Adv Inst Sci & Technol, Tatsunokuchi, Ishikawa 9231292, Japan
关键词
D O I
暂无
中图分类号
O69 [应用化学];
学科分类号
081704 ;
摘要
This paper reports a feasibility of Cat-CVD system for improvement in characteristics of ultra thin gate dielectrics. Particularly, the effects of post deposition catalytic anneal (Cat-anneal) by using hydrogen (H-2)-decomposed species or NH3-decomposed species produced by catalytic cracking of H-2 or NH3, are investigated. The C-V characteristics are measured by MIS diode for the 4.5nm-thick Cat-CVD SiNx and 8nm-thick sputtered SiO2 for comparison. The small hysteresis loop is seen in the C-V curve of both SiNx and SiO2 films as deposition. However, it is improved by the Cat-anneal using H-2 or NH3, and the hysteresis loop completely disappears from the C-V curves for both films. This result demonstrates that the Cat-anneal is a powerful technique to improve quality of insulating films, such as Cat-CVD SiNx and even sputtered SiO2 films. In addition, the leakage current of SiNx films with 2.8nm equivalent oxide thickness is decreased by several orders of magnitude than that of the conventional thermal SiO2 of similar EOT and the breakdown field is increased several MV/cm by Cat-anneal at 300 degrees C.
引用
收藏
页码:121 / 126
页数:6
相关论文
共 50 条
  • [1] Preparation of high quality ultra-thin gate dielectrics by CAT-CVD and catalytic anneal
    Sato, Hidekazu
    Izumi, Akira
    Matsumura, Hideki
    Materials Research Society Symposium - Proceedings, 2000, 606 : 121 - 126
  • [2] Formation of ultra-thin SiNx films using Cat-CVD system
    Izumi, A
    Ichise, T
    Matsumura, H
    REPORT OF RESEARCH CENTER OF ION BEAM TECHNOLOGY HOSEI UNIVERSITY, SUPPLEMENT NO.16, 1997, : 121 - 124
  • [3] Study on ultra-thin gate dielectrics: Surface preparation and reliability
    Jia, L
    Chai, SM
    Xu, QX
    Qian, H
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 120 - 122
  • [4] Ultra-thin high quality silicon nitride gate dielectrics prepared by catalytic chemical vapor deposition at low temperatures
    Sato, H
    Izumi, A
    Matsumura, H
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 155 - 160
  • [5] Electrical characterization of ultra-thin oxides and high K gate dielectrics
    Hillard, RJ
    Howland, WH
    Mazur, RG
    Hobbs, CC
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 105 - 112
  • [6] Fabrication of high quality ultra-thin HfO2 gate dielectric MOSFETs using deuterium anneal
    Choi, R
    Onishi, K
    Kang, CS
    Gopalan, S
    Nieh, R
    Kim, YH
    Han, JH
    Krishnan, S
    Cho, HJ
    Shahriar, A
    Lee, JC
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 613 - 616
  • [7] RECENT DEVELOPMENTS IN ULTRA-THIN OXYNITRIDE GATE DIELECTRICS
    HAN, LK
    BHAT, M
    WRISTERS, D
    WANG, HH
    KWONG, DL
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 89 - 96
  • [8] Reliability challenges of high performance PD SOICMOS with ultra-thin gate dielectrics
    Zhao, E
    Zhang, J
    Salman, A
    Subba, N
    Chan, J
    Marathe, A
    Beebe, S
    Taylor, K
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1703 - 1708
  • [9] Optical metrology for ultra-thin oxide and high-K gate dielectrics
    Chism, WW
    Diebold, AC
    Price, J
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 124 - 128
  • [10] Investigation of high-quality ultra-thin LaAlO3, films as high-k gate dielectrics
    Lu, XB
    Liu, ZG
    Zhang, X
    Huang, R
    Zhou, HW
    Wang, XP
    Nguyen, BY
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2003, 36 (23) : 3047 - 3050