Diagnostic simulation of sequential circuits using fault sampling

被引：0

作者：

Venkataraman, S ^{[1
]}

Fuchs, WK ^{[1
]}

Patel, JH ^{[1
]}

机构：

[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA

来源：

ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1997年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a technique to accelerate diagnostic fault simulation of sequential circuits using fault sampling. Diagnostic fault simulation involves computing the indistinguishability relationship between all pairs of modeled faults. The input space is the set of all pairs of modeled faults, thus making the simulation computationally intensive. The diagnostic simulation process is accelerated by considering a sub-space of the input space that is obtained using fault sampling. Results on performance speedup and diagnostic resolution loss are provided for the ISCAS 89 benchmark circuits.

引用

页码：476 / 481

页数：6

共 50 条

[21] SCINDY: Logic crosstalk delay fault simulation in sequential circuits
Phadoongsidhi, M
Saluja, KK
18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 820 - 823
[22] Fault simulation method for crosstalk faults in synchronous sequential circuits
Itazaki, N
Idomoto, Y
Kinoshita, K
PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, 1996, : 38 - 43
[23] A two-phase fault simulation scheme for sequential circuits
Wu, WC
Lee, CL
Chen, JE
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 1998, 14 (03) : 669 - 686
[24] A fault simulation method for crosstalk faults in synchronous sequential circuits
Itazaki, N
Idomoto, Y
Kinoshita, K
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 38 - 43
[25] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
WU, WC
LEE, CL
CHEN, JE
LIN, WY
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292
[26] Parallel Critical Path Tracing Fault Simulation in Sequential Circuits
Kousaar, Jaak
Ubar, Raimund
Kostin, Sergei
Devadze, Sergei
Raik, Jaan
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 305 - 310
[27] Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits
Boppana, V
Fuchs, WK
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 147 - 154
[28] Distributed diagnostic simulation of stuck-at faults in sequential circuits
Venkataraman, S
Fuchs, WK
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 381 - 385
[29] Reduction of fault latency in sequential circuits by using decomposition
Levin, Ilya
Abramov, Benjamin
Ostrovsky, Vladimir
DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 261 - 269
[30] TEST-GENERATION FOR SEQUENTIAL-CIRCUITS USING PARALLEL FAULT SIMULATION WITH RANDOM INPUTS
TAKAMATSU, Y
HIGASHI, I
KODAMA, T
SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (10) : 24 - 34

← 1 2 3 4 5 →