Fast and energy-efficient low-voltage level shifters

被引:5
|
作者
Zhou, Jun [1 ]
Wang, Chao [1 ]
Liu, Xin [1 ]
Je, Minkyu [2 ]
机构
[1] ASTAR, Inst Microelect, Singapore, Singapore
[2] Daegu Gyeongbuk Inst Sci & Technol, Taegu, South Korea
关键词
Level shifter; Low voltage; Low power; Near-threshold; Dynamic voltage scaling (DVS);
D O I
10.1016/j.mejo.2014.10.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents two novel low-voltage level shifter designs: one based on cross-coupled PMOS transistors and the other using current mirror structure. These two level shifters are designed to address the problems of the existing state-of-the-art level shifters. Simulation at 65 nm shows that both of the proposed level shifters achieve significantly better performance (up to 12 x) and energy consumption (up to 8 x) than the state-of-the-art level shifters with similar or less area consumption while operating from near-threshold to super-threshold region, making them optimal for level shifting in low-power systems with multiple scalable voltage domains. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:75 / 80
页数:6
相关论文
共 50 条
  • [1] An Energy-Efficient Level Shifter for Ultra Low-Voltage Digital LSIs
    You, Heng
    Yuan, Jia
    Tang, Weidi
    Qiao, Shushan
    Hei, Yong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3357 - 3361
  • [2] Maintenance and repair of energy-efficient integral horsepower low-voltage motors
    Harrington, AW
    TAPPI JOURNAL, 1997, 80 (11): : 85 - 89
  • [3] Energy-Efficient Wide-Range Voltage Level Shifters Reaching 4.2 fJ/Transition
    Lotfi, Reza
    Saberi, Mehdi
    Hosseini, S. Rasool
    Ahmadi-Mehr, Amir Reza
    Staszewski, Robert Bogdan
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (02): : 34 - 37
  • [4] Energy-efficient generation of controlled vortices on low-voltage digital microfluidic platform
    Kunti, Golak
    Dhar, Jayabrata
    Bandyopadhyay, Saumyadwip
    Bhattacharya, Anandaroop
    Chakraborty, Suman
    APPLIED PHYSICS LETTERS, 2018, 113 (12)
  • [5] Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems
    Sinangil, Mahmut E.
    Yip, Marcus
    Qazi, Masood
    Rithe, Rahul
    Kwong, Joyce
    Chandrakasan, Anantha P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (09) : 533 - 537
  • [6] Energy-efficient CMOS voltage level shifters with single-VDD for multi-core applications
    Rajendran, Selvakumar
    Chakrapani, Arvind
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 107 (03) : 629 - 635
  • [7] Charge-recycling voltage domains for energy-efficient low-voltage operation of digital CMOS circuits
    Rajapandian, S
    Xu, Z
    Shepard, KL
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 98 - 102
  • [8] A low-voltage and energy-efficient full adder cell based on carbon nanotube technology
    Keivan Navi
    Rabe’e Sharifi Rad
    Mohammad Hossein Moaiyeri
    Amir Momeni
    Nano-Micro Letters, 2010, (02) : 114 - 120
  • [9] A low-voltage and energy-efficient full adder cell based on carbon nanotube technology
    Keivan Navi
    Rabe’e Sharifi Rad
    Mohammad Hossein Moaiyeri
    Amir Momeni
    Nano-Micro Letters, 2010, 2 : 114 - 120
  • [10] A low-voltage and energy-efficient full adder cell based on carbon nanotube technology
    Keivan Navi
    Rabe'e Sharifi Rad
    Mohammad Hossein Moaiyeri
    Amir Momeni
    Nano-Micro Letters, 2010, 2 (02) : 114 - 120