A Pipelined Sign-Error LMS Adaptive Filter Architecture with Low Computational Complexity

被引:0
|
作者
Liu, Ming [1 ]
Wang, Mingjiang [1 ]
Liu, De [1 ]
机构
[1] Shenzhen Grad Sch, Harbin Inst Technol, Sch Elect & Informat Engn, Shenzhen, Peoples R China
关键词
Sign-Error LMS; retiming technique; DLMS; fine-grained; multiple-input addition; ADAPTATION-DELAY; HIGH-THROUGHPUT; ALGORITHM; IMPLEMENTATION; POWER;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Motivated by reduction of computational complexity, this work develops a pipelined adaptive filter architecture using the sign-error least mean square (LMS) algorithm. The calculation consumed for the proposed algorithm was less than half of the conventional architectures. Besides, the proposed designs derived by retiming technique and with low latency also provide a faster convergence and a high er throughput than those of the delayed LMS (DLMS) algorithm. Using the proposed algorithm, we have designed two different fine-grained pipelined structures compared to the existing ones. In order to reduce latency of the circuits, we use multiple-input addition algorithm to optimize the architecture with less hardware.
引用
收藏
页码:86 / 90
页数:5
相关论文
共 50 条
  • [41] Modified LMS adaptive filter architecture with improved stability at RF
    Aparin, V
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 235 - 238
  • [42] An Efficient Architecture for the Adaptive Filter Using Delayed LMS Algorithm
    Priya, P.
    Babu, P.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [43] Low Adaptation-Delay LMS Adaptive Filter Part-II: An Optimized Architecture
    Meher, Pramod Kumar
    Park, Sang Yoon
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [44] A STEADY-STATE ANALYSIS OF THE ε-NORMALIZED SIGN-ERROR LEAST MEAN SQUARE (NSLMS) ADAPTIVE ALGORITHM
    Faiz, Mohammed Mujahid Ulla
    Zerguine, Azzedine
    2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 538 - 541
  • [45] Low-Complexity Pipelined Architecture for FBMC/OQAM Transmitter
    Nadal, Jeremy
    Nour, Charbel Abdel
    Baghdadi, Amer
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (01) : 19 - 23
  • [46] A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC
    Shen, Sha
    Shen, Weiwei
    Fan, Yibo
    Zeng, Xiaoyang
    IEICE ELECTRONICS EXPRESS, 2013, 10 (11): : 1 - 11
  • [47] A Distributed Arithmetic based Approach for the Implementation of the Sign-LMS Adaptive Filter
    Prakash, Surya M.
    Shaik, Rafi Ahamed
    2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 326 - 330
  • [48] Implementation of an LMS adaptive filter on an FPGA employing multiplexed multiplier architecture
    Allred, D
    Krishnan, V
    Huang, W
    Anderson, D
    CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 918 - 921
  • [49] A Low Computational Complexity JPDA Filter With Superposition
    Angle, R. Blair
    Streit, Roy L.
    Efe, Murat
    IEEE SIGNAL PROCESSING LETTERS, 2021, 28 : 1031 - 1035
  • [50] A SPT treatment to the Bit Serial Realization of the Sign-LMS based Adaptive Filter
    Choudhary, Sunav
    Mukherjee, Pritam
    Chakraborty, Mrityunjoy
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2678 - 2681