Effect of spacer scaling on PMOS transistors

被引：0

作者：

Lau, Wai Shing ^{[1
]}

Eng, Chee Wee ^{[2
]}

Vigar, David ^{[2
]}

Chan, Lap ^{[2
]}

Siah, Soh Yun ^{[2
]}

机构：

[1] Nanyang Technol Univ, Sch EEE, Block S2-1,Nanyang Ave, Singapore 639798, Singapore

[2] Chartered Semicond Mfg Ltd, Singapore 738406, Singapore

来源：

TRANSISTOR SCALING- METHODS, MATERIALS AND MODELING | 2006年 / 913卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Our observation is that both the on-current and off-current of state-of-the-art p-channel MOS transistors tend to become larger when the L-shaped spacer becomes smaller due to two different mechanisms: a decrease in the effective channel length Leff (Mechanism A) and a decrease in the series resistance (Mechanism B). In our analysis, we use drain induced barrier lowering (DIBL) as a measure of Leff and we assume that there is a linear relationship between the on-current, the logarithm of the off current and DIBL. Our assumption is supported by our theoretical derivations.

引用

页码：93 / +

页数：2

共 50 条

[31] NMOS and PMOS metal gate transistors with junctions activated by laser annealing
Severi, S.
Augendre, E.
Falepin, A.
Kerner, C.
Ramos, J.
Eyben, P.
Vandervost, W.
Curatola, C.
Felch, S.
Nouri, F.
Kraus, P.
Parihar, V.
Noda, T.
Schreutelkamp, R.
Hoffmann, T. Y.
Absil, P.
De Meyer, K.
Jurczak, M.
Biesemans, S.
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 119 - +
[32] Effect of ultrathin AIN spacer on electronic properties of GaN/SiC heterojunction bipolar transistors
Miyake, Hiroki
Kimoto, Tsunenobu
Suda, Jun
JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (03)
[33] Efficient simulation of silicon nanowire field effect transistors and their scaling behavior
Shin, Mincheol
Journal of Applied Physics, 2007, 101 (02):
[34] Studying the short channel effect in the scaling of the AlGaN/GaN nanowire transistors
Chen, Chin-Yi
Wu, Yuh-Renn
JOURNAL OF APPLIED PHYSICS, 2013, 113 (21)
[35] Scaling Effects on Memory Characteristics of Ferroelectric Field-Effect Transistors
Lee, Kitae
Yim, Jiyong
Shin, Wonjun
Kim, Sihyun
Kwon, Daewoong
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) : 805 - 808
[36] Efficient simulation of silicon nanowire field effect transistors and their scaling behavior
Shin, Mincheol
JOURNAL OF APPLIED PHYSICS, 2007, 101 (02)
[37] The Motivation for and Challenges to Scaling Down Organic Field-Effect Transistors
Chan, Paddy Kwok Leung
ADVANCED ELECTRONIC MATERIALS, 2019, 5 (07)
[38] Lateral scaling in carbon-nanotube field-effect transistors
Wind, SJ
Appenzeller, J
Avouris, P
PHYSICAL REVIEW LETTERS, 2003, 91 (05)
[39] THE CONTRIBUTION OF BORDER TRAPS TO THE THRESHOLD VOLTAGE SHIFT IN PMOS DOSIMETRIC TRANSISTORS
SAVIC, Z
RADJENOVIC, B
PEJOVIC, M
STOJADINOVIC, N
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (04) : 1445 - 1454
[40] Electron trapping and interface trap generation in drain extended PMOS transistors
Moens, P
Bauviens, F
Nelson, M
Tack, M
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 555 - 559

← 1 2 3 4 5 →