Analog circuit sizing with dynamic search window

被引：0
|
作者：
Tomohiro, Fujita [1 ]
Osamu, Iduka [1 ]
机构：
[1] Ritsumeikan Univ, Dept VLSI Syst Design, 1-1-1 Noji-higashi Kusatsu, Shiga 5258577, Japan
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper an optimization method for analog circuit sizing is proposed. The proposed method is an estimation based method, and our goal is to achieve analog circuit sizing with practical computational cost. In order to apply the stochastic process model, which is used to estimate the objective function, to practical problems of analog circuit sizing, we propose the method with a dynamic search window. The experimental result shows that the analog sizing of OPAMP was performed with 253 SPICE simulations and its CPU time was 9,430 seconds. This result illustrates the efficiency of our method.
引用
收藏
页码：2945 / +
页数：2
相关论文
共 50 条
  • [1] CMOS Analog Amplifier Circuit sizing using Opposition based Harmony Search Algorithm
    Mallick, S.
    Sudhakar, K.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1589 - 1593
  • [2] Opposition Harmony Search Algorithm based Optimal Sizing of CMOS Analog Amplifier Circuit
    Maji, K. B.
    Jaiswal, Harshita
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2015 INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY (TICST), 2015, : 303 - 307
  • [3] Sizing rules for bipolar analog circuit design
    Massier, Tobias
    Graeb, Helmut
    Schlichtmann, Ulf
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 138 - 143
  • [4] A Theoretically Sound Approach to Analog Circuit Sizing
    Lim, Eunji
    Choi, Jaehyouk
    Kim, Youngmin
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (02) : 200 - 210
  • [5] Analog circuit sizing using local biasing
    Srdjan Dragomira Djordjevic
    Analog Integrated Circuits and Signal Processing, 2017, 93 : 299 - 308
  • [6] Analog circuit sizing via swarm intelligence
    Vural, R. A.
    Yildirim, T.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (09) : 732 - 740
  • [7] Analog circuit sizing using local biasing
    Djordjevic, Srdjan Dragomira
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (02) : 299 - 308
  • [8] Application of Deep Learning in Analog Circuit Sizing
    Wang, Zhenyu
    Luo, Xiangzhong
    Gong, Zheng
    PROCEEDINGS OF 2018 THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ARTIFICIAL INTELLIGENCE (CSAI 2018) / 2018 THE 10TH INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY (ICIMT 2018), 2018, : 571 - 575
  • [9] Deep Reinforcement Learning for Analog Circuit Sizing
    Zhao, Zhenxin
    Zhang, Lihong
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [10] Local Bayesian Optimization For Analog Circuit Sizing
    Touloupas, Konstantinos
    Chouridis, Nikos
    Sotiriadis, Paul P.
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1237 - 1242
12345