Analog circuit sizing with dynamic search window

被引：0

作者：

Tomohiro, Fujita ^{[1
]}

Osamu, Iduka ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, 1-1-1 Noji-higashi Kusatsu, Shiga 5258577, Japan

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper an optimization method for analog circuit sizing is proposed. The proposed method is an estimation based method, and our goal is to achieve analog circuit sizing with practical computational cost. In order to apply the stochastic process model, which is used to estimate the objective function, to practical problems of analog circuit sizing, we propose the method with a dynamic search window. The experimental result shows that the analog sizing of OPAMP was performed with 253 SPICE simulations and its CPU time was 9,430 seconds. This result illustrates the efficiency of our method.

引用

页码：2945 / +

页数：2

共 50 条

[31] The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis
Massier, Tobias
Graeb, Helmut
Schlichtmann, Ulf
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (12) : 2209 - 2222
[32] Robust analog circuit sizing using ellipsoid method and affine arithmetic
Liu, Xuexin
Luk, Wai-Shing
Song, Yu
Tang, Pushan
Zeng, Xuan
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 203 - +
[33] Transfer Learning for Reuse of Analog Circuit Sizing Models Across Technology Nodes
Wu, Zhengfeng
Savidis, Ioannis
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1033 - 1037
[34] A Data-Driven Analog Circuit Synthesizer with Automatic Topology Selection and Sizing
Poddar, Souradip
Budak, Ahmet
Zhao, Linran
Hsu, Chen-Hao
Maji, Supriyo
Zhu, Keren
Jia, Yaoyao
Pan, David Z.
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
[35] Analog circuit sizing using adaptive worst-case parameter sets
Schwencker, R
Schenkel, F
Pronath, M
Graeb, H
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 581 - 585
[36] A Deterministic Aging Simulator and An Analog Circuit Sizing Tool Robust to Aging Phenomena
Afacan, Engin
Berkol, Gonenc
Dundar, Gunhan
Pusane, Ali Emre
Baskaya, Faik
2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
[37] Adaptive response surface modeling-based method for analog circuit sizing
Han, D
Chatterjee, A
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 109 - 112
[38] Direct search approach to integrated circuit sizing for high parametric yield
Cijan, G.
Tuma, T.
Burmen, A.
IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (01) : 37 - 45
[39] A convex macromodeling of dynamic comparator for analog circuit synthesis
Kim, Jintae
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (02) : 299 - 305
[40] A convex macromodeling of dynamic comparator for analog circuit synthesis
Jintae Kim
Analog Integrated Circuits and Signal Processing, 2013, 77 : 299 - 305

← 1 2 3 4 5 →