Data flow architecture for high-speed optical processors

被引：3
|
作者：
Bauchert, KA [1 ]
Serati, SA [1 ]
机构：
[1] Boulder Nonlinear Syst Inc, Boulder, CO 80301 USA
来源：
OPTICAL PATTERN RECOGNITION IX | 1998年 / 3386卷
关键词：
spatial light modulators; optical correlators; liquid crystal displays; manufacturing inspection; optical processing; multispectral analysis; security monitoring; machine vision; data flow;
D O I：
10.1117/12.304789
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
For optical processor applications outside of laboratory experiments, it is desirable to streamline the data flow in order to obtain the highest possible throughput from the system. This paper presents the data flow architectures for two optical processors designed and built by Boulder Nonlinear Systems, as well as the processor designs and some experimental data.
引用
收藏
页码：50 / 58
页数：9
相关论文
共 50 条
  • [41] High-speed tabular processors operating with informational codes
    Basiladze, S.G.
    Pribory i Tekhnika Eksperimenta, 1993, (06): : 91 - 100
  • [42] Data positioning in the data flow and high-speed data acquisition of logic analyzer
    Dai, Zhijian
    Shi, Yibing
    Wang, Houjun
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2002, 31 (02):
  • [43] An innovative scheduling scheme for high-speed network processors
    Papaefstathiou, L
    Leligou, HC
    Orphanoudakis, T
    Kornaros, G
    Zervos, N
    Konstantoulakis, G
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 93 - 96
  • [44] High-speed, low-energy boost for processors
    不详
    PROFESSIONAL ENGINEERING, 2006, 19 (16) : 52 - 52
  • [45] Harnessing multicore processors for high-speed secure transfer
    Bresnahan, John
    Kettimuthu, Rajkumar
    Link, Mike
    Foster, Ian
    2007 HIGH-SPEED NETWORKS WORKSHOP, 2007, : 56 - 59
  • [46] A high-speed asynchronous decompression circuit for embedded processors
    Benes, M
    Wolfe, A
    Nowick, SM
    SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 219 - 236
  • [47] On parallelization of high-speed processors for elliptic curve cryptography
    Jarvinen, Kimmo
    Skytta, Jorma
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1162 - 1175
  • [48] HIGH-SPEED SYNCHRONIZATION OF PROCESSORS USING FUZZY BARRIERS
    GUPTA, R
    EPSTEIN, M
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1990, 19 (01) : 53 - 73
  • [49] COAXIAL INTERCONNECTION SYSTEM FOR HIGH-SPEED DIGITAL PROCESSORS
    SWENGEL, RC
    LEMKE, TA
    VILLIARD, FP
    IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (03): : 181 - 187
  • [50] HIGH-SPEED PALS KEEP PACE WITH TODAYS PROCESSORS
    TUCK, B
    COMPUTER DESIGN, 1990, 29 (19): : 75 - &
12345