Data flow architecture for high-speed optical processors

被引：3

作者：

Bauchert, KA ^{[1
]}

Serati, SA ^{[1
]}

机构：

[1] Boulder Nonlinear Syst Inc, Boulder, CO 80301 USA

来源：

OPTICAL PATTERN RECOGNITION IX | 1998年 / 3386卷

关键词：

spatial light modulators; optical correlators; liquid crystal displays; manufacturing inspection; optical processing; multispectral analysis; security monitoring; machine vision; data flow;

D O I：

10.1117/12.304789

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

For optical processor applications outside of laboratory experiments, it is desirable to streamline the data flow in order to obtain the highest possible throughput from the system. This paper presents the data flow architectures for two optical processors designed and built by Boulder Nonlinear Systems, as well as the processor designs and some experimental data.

引用

页码：50 / 58

页数：9

共 50 条

[21] Ultrafast optical devices for high-speed optical data links
Ulmer, TG
Gross, MC
Astar, WS
Juodawlkis, PW
Washburn, BR
SpringThorpe, AJ
Kenan, RP
Verber, CM
Ralph, SE
MATERIALS AND DEVICES FOR PHOTONIC CIRCUITS, 1999, 3803 : 51 - 59
[22] SIMULATION OF AN OPTICAL ARCHITECTURE FOR HIGH-SPEED MULTISTAGE INTERCONNECTION NETWORKS
GUIZANI, M
ANDIJANI, A
SIMULATION, 1995, 64 (01) : 27 - 33
[23] Optical Data Storages for High-speed Data processing and archiving
Boldis, M.
Uherek, F.
Chovan, J.
17TH SLOVAK-CZECH-POLISH OPTICAL CONFERENCE ON WAVE AND QUANTUM ASPECTS OF CONTEMPORARY OPTICS, 2010, 7746
[24] HIGH-SPEED LOGIC SIMULATION ON VECTOR PROCESSORS
ISHIURA, N
YASUURA, H
YAJIMA, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (03) : 305 - 321
[25] Speeding up high-speed protocol processors
Serpanos, DN
COMPUTER, 2004, 37 (09) : 108 - 111
[26] A MICROPROCESSOR FARM ARCHITECTURE FOR HIGH-SPEED DATA ACQUISITION AND ANALYSIS
CUTTS, D
HOFTUN, JS
JOHNSON, CR
ZELLER, RT
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (01) : 738 - 739
[27] Data Plane Offloading on a High-speed Parallel Processing Architecture
Cerovic, Danilo
Del Piccolo, Valentin
Amamou, Ahmed
Haddadou, Kamel
Pujolle, Guy
PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), 2018, : 229 - 236
[28] Innovative modular high-speed data-acquisition architecture
Loureiro, CFM
Correia, CMBA
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (03) : 858 - 860
[29] Parallel architecture for high-speed LZSS data coding/decoding
Fujioka, Toyota
Aso, Hirotomo
Systems and Computers in Japan, 2000, 31 (09) : 49 - 59
[30] Architectures and technologies for high-speed optical data networks
Chan, VWS
Hall, KL
Modiano, E
Rauschenbach, KA
JOURNAL OF LIGHTWAVE TECHNOLOGY, 1998, 16 (12) : 2146 - 2168

← 1 2 3 4 5 →