An experimental-numerical study of metal peel off in Cu/low-k back-end structures

被引:0
|
作者
Kregting, R. [1 ]
van Silfhout, R. B. R. [1 ]
van der Sluis, O. [1 ]
Engelen, R. A. B. [1 ]
van Driel, W. D. [2 ,3 ]
Zhang, G. Q. [2 ,3 ]
机构
[1] Phillips Appl Technol, Eindhoven, Netherlands
[2] Philips Semicond, Eindhoven, Netherlands
[3] Delft Univ Technol, PME, Delft, Netherlands
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wire pull tests are generally conducted to assess the wire bonding quality. Using Cu/low-k technology, two failure modes are usually observed: Failure in the neck of the wire (neck break) and metal peel off (MPO). The objective of our study is to investigate the root cause of metal peel off by using a combined experimental and numerical approach. First, dedicated failure analyses are conducted to identify the failure locations. Scanning Electron Microscopy analysis for a large number of completely failed samples shows that the delaminated interface, after MPO has occurred, is always the interface on top of the third metal layer, near the centre of the stack. However, these inspections do not indicate where and when MPO initiated. To understand the initiation, incremental (non-destructive) wire pull tests are used. These samples have not failed completely, but may already show the initiating crack in either of the two possible regions. Combined with use of scanning acoustic tomography (SCAT) and focused ion beam (FIB) show that MPO initiates by delamination in the back-end structure at the interface on top of the third metal layer. Secondly, a 3D FEM model for a half bond pad with partial wire bond is used to simulate the wire pull test, in order to understand the failure mode. Analyses using stress as a failure index indicates, however, that the top interface is the most critical one. This does not match with the experimental observation. Therefore, an alternative, energy-based failure index is used, the so-called area release energy method (ARE). The ARE method approximately identifies the same critical interface as found from experiments. It is assumed that the presence of a stiff layer nearby a potential crack location restricts the elastic deformation upon release. This indicates that the initiation of a crack in the upper and lower interfaces results in the release of a lower amount of energy when compared to an interface in the centre, where the surrounding material constrains the release less. A 2D test model confirms this assumption.
引用
收藏
页码:210 / +
页数:2
相关论文
共 17 条
  • [1] Challenges in the implementation of low-k dielectrics in the back-end of line
    Hoofman, RJOM
    Verheijden, GJAM
    Michelon, J
    Iacopi, F
    Travaly, Y
    Baklanov, MR
    Tökei, Z
    Beyer, GP
    [J]. MICROELECTRONIC ENGINEERING, 2005, 80 : 337 - 344
  • [2] Numerical study of gold wire bonding process on Cu/Low-k structures
    Viswanath, Akella G. K.
    Zhang, Xiaowu
    Ganesh, V. P.
    Chun, Lu
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 448 - 456
  • [3] Analysis of Cu/Low-k structure under back end of line process
    Chiu, C. C.
    Lee, C. C.
    Chou, T. L.
    Hsia, C. C.
    Chiang, K. N.
    [J]. MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 2150 - 2154
  • [4] Reliability Evaluation for Copper/Low-k Structures Based on Experimental and Numerical Methods
    Che, Fa Xing
    Zhang, Xiaowu
    Zhu, Wen Hui
    Chai, Tai Chong
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) : 455 - 463
  • [5] Evaluation of Back End of Line Structures Underneath Wirebond Pads in Ultra Low-k Device
    Aoki, Toyohiro
    Hisada, Takashi
    Okamoto, Keishi
    Malinowski, John C.
    Beckham, Keith F.
    Yang, Yong-Seok
    Kim, Joon-Su
    Harada, Shinichi
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1097 - 1102
  • [6] Experimental and Numerical Investigations on Cu/low-k Interconnect Reliability during Copper Pillar Shear Test
    Sart, Clement
    Gallois-Garreignot, Sebastien
    Fiori, Vincent
    Kermarrec, Olivier
    Moutin, Caroline
    Tavernier, Clement
    Jaouen, Herve
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1594 - 1598
  • [7] Numerical analysis by 3D finite element wire bond simulation on Cu/low-K structures
    Viswanath, AGK
    Fang, W
    Zhang, XW
    Ganesh, VP
    Lim, LA
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 215 - 220
  • [8] Degradation in TDDB of Cu/Low-k Test Structures Due to Field Interaction Between Adjacent Metal Lines
    Ong, R. X.
    Gan, C. L.
    Ong, R. X.
    Tan, T. L.
    [J]. 2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [9] Band diagram for low-k/Cu interconnects: The starting point for understanding back-end-of-line (BEOL) electrical reliability
    Mutch, Michael J.
    Pomorski, Thomas
    Bittel, Brad C.
    Cochrane, Corey J.
    Lenahan, Patrick M.
    Liu, Xin
    Nemanich, Robert J.
    Brockman, Justin
    French, Marc
    Kuhn, Markus
    French, Benjamin
    King, Sean W.
    [J]. MICROELECTRONICS RELIABILITY, 2016, 63 : 201 - 213
  • [10] Study on Vertical TDDB Degradation Mechanism and its Relation to Lateral TDDB in Cu/Low-k Damascene Structures
    Suzumura, N.
    Ogasawara, M.
    Furuhashi, T.
    Koyama, T.
    [J]. 2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,