Global routing for multicast-supporting TDM network-on-chip

被引：0
|
作者：
Liu, J [1 ]
Zheng, LR [1 ]
Tenhunen, H [1 ]
机构：
[1] Royal Inst Technol, LECS, SE-16640 Stockholm, Sweden
来源：
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/ISSOC.2004.1411135
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a circuit-switched network architecture for Network-on-Chip. It uses the time-division-multiplexing (TDM) scheme to realize the circuits. The global routing (slot assignment at each switch) is done centrally, while the slot mapping is done locally by the switches. The switches support multicast operation, which enables multicast traffic. Furthermore, the delay in the network is predictable before a circuit is established and in-order data delivery is guaranteed
引用
收藏
页码：17 / 20
页数：2
相关论文
共 50 条
  • [31] A Fault-Tolerant Deflection Routing for Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
  • [32] Multilevel congestion control routing algorithm for network-on-chip
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    Beijing Youdian Daxue Xuebao, 2007, 5 (91-94):
  • [33] A routing algorithm for random error tolerance in network-on-chip
    Lei Zhang
    Huawei Li
    Xiaowei Li
    HUMAN-COMPUTER INTERACTION, PT 4, PROCEEDINGS: HCI APPLICATIONS AND SERVICES, 2007, 4553 : 1210 - +
  • [34] A global wire planning scheme for network-on-chip
    Liu, J
    Zheng, LR
    Pamunuwa, D
    Tenhunen, H
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 892 - 895
  • [35] PreNoc: Neural Network based Predictive Routing for Network-on-Chip Architectures
    Kinsy, Michel A.
    Khadka, Shreeya
    Isakov, Mihailo
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 65 - 70
  • [36] A novel routing algorithm for 2D mesh network-on-chip leveraging global information
    Lu, Chao
    Chen, Yunji
    Liu, Shaoli
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 1007 - 1014
  • [37] A Load Balance Routing Method with Virtual Escape Network for Network-on-Chip
    Li, Xing
    Li, Hui
    Zhang, Bowen
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT), 2018, : 817 - 821
  • [38] XNoC: A Non-intrusive TDM Circuit-Switched Network-on-Chip
    Nguyen, Tuan D. A.
    Kumar, Akash
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [39] Scaling Up Livelock Verification for Network-on-Chip Routing Algorithms
    Taylor, Landon
    Zhang, Zhen
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, VMCAI 2022, 2022, 13182 : 378 - 399
  • [40] A technique for low energy mapping and routing in network-on-chip architectures
    Srinivasan, K
    Chatha, KS
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 387 - 392
12345